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NOMENCLATURE

α

=

exponential slope factor of DIT vs. E

CD

=

depletion capacitance

CIT

=

capacitance due to charge exchange with interface states

COX

=

oxide capacitance

D

=

depletion width

DEFF

=

effective depletion width

DIT

=

surface state density

Δ–Y

=

delta to Y transformation

Ebr

=

breakdown field

EC

=

conductance band

ECR

=

critical field, breakdown field

EF

=

Fermi energy

EN

=

normal electric field

εOX

=

oxide dielectric constant × permittivity of free space

εs

=

semiconductor dielectric constant × permittivity of free space

εSi

=

silicon dielectric constant × permittivity of free space

εSiC

=

silicon carbide dielectric constant × permittivity of free space

F

=

field function

ƒT

=

Fermi function evaluated at trap energy

ƒ0

=

equilibrium Fermi function

GCH

=

conductance of the channel

GP/ω

=

parallel conductance over frequency

γ

=

exponential slope factor of σN vs. E

k

=

Boltzmann’s constant

LCH

=

channel length

LD

=

intrinsic Debye length

ND

=

doping concentration of electrons

NIT

=

density of interface states below the Fermi level

ni

=

intrinsic carrier concentration
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nS

=

inversion layer density

P(us)

=

probability density function for surface potential

QD

=

depletion charge

QF

=

interface fixed charge

q

=

electron charge

RCH

=

channel resistance

RDRIFT

=

drift region resistance

RJFET

=

JFET region resistance

RON,SP

=

specific on resistance

RP

=

project range of ion implantation

ΔRP

=

straggle of ion implantation

RSUB

=

substrate resistance

S

=

cell pitch

σN

=

capture cross section of states opposite the Fermi level

σQ

=

standard deviation of interface fixed charges

σUS

=

standard deviation of surface potential

T

=

temperature

τ

=

time constant of the states opposite the Fermi level at a specific

UFS

=

position of Fermi level relative to midgap at the interface

uF

=

normalized semiconductor doping parameter, or Fermi potential

uS

=

normalized surface potential

μEFF

=

effective mobility

μFE

=

field-effect mobility

μN

=

bulk electron mobility

VB

=

blocking voltage

VFB

=

flat band voltage

VG

=

gate voltage

VG – VT

=

effective voltage applied on gate after overcoming threshold

=

threshold voltage

value of uS

voltage
VT

iv
vT

=

thermal velocity

W

=

tunneling distance

W/L

=

width to length ratio

ФMS

=

metal semiconductor work function

ѰS,DD

=

surface potential at inversion if no electrons were present (deep

=

Fermi potential

depletion)
ѰF
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ABSTRACT

Author: Swandono, Steven PhD
Institution: Purdue University
Degree Received: December 2017
Title: Fundamental Studies of the Silicon Carbide MOS Interface
Committee Chair: James A. Cooper

Climate change has placed a spotlight on renewable energy. Power electronics are
essential to minimize energy loss when electricity is converted to a form used on the
power grid. With silicon devices now approaching performance limits, SiC MOSFET can
deliver power electronics to greater heights. However, the power capability of SiC
MOSFETs is constrained by having low interface carrier mobility. It was coincidentally
discovered that MOSFETs with oxide grown in alumina tubes have significantly higher
mobility. We believe that the large surface potential fluctuations in SiC MOS interface
results in percolation transport, and sodium ions from the alumina tubes reduces these
percolative effects. Fabrication of SiC MOSFETs with different oxide thickness can vary
the surface potential fluctuations and is used to verify the impact of percolation transport
on SiC interface mobility. Characterization techniques on SiC devices are adopted from
their silicon counterparts. Many characterization techniques are not tailored to the
specification of SiC materials and hence, result in conflicting results during comparison
of data among different research groups. The later chapters discussed the inaccuracies in
the MOS AC conductance technique caused by the non-linear surface potential – gate
voltage relationship and an energy-dependent interface state density. Using an exact
model, we quantify errors in the extraction of interface state density, capture cross
section, and position of the surface Fermi level when analyzed using the standard
Nicollian-Goetzberger equations. We show that the exponential dependence of capture
cross section on energy near the band edges is an artifact of the data analysis.
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1. MOTIVATION

Every new generation faces different challenges. Today, climate change has led to an
accelerating warming of the earth. Global warming will lead to devastating consequences
such as rising sea levels, mass extinction and destruction of crops, in which any single
one of them is detrimental to the quality of life for the present and future population.
There is an urgent need to curb the release of greenhouse gases and transition to
renewable energy sources while meeting the ever-increasing demands for energy. In the
United States of America, the energy source for the country is made up of mainly
petroleum, natural gas, coal and nuclear power [1]. Today, renewable energy makes up
9% of the total energy source. This distribution of energy source is unsustainable and the
current carbon emission rate will gravely put the world at risk. Researchers are hard at
work to incorporate more renewable energy. Recently, there are promising advances in
solar and wind power technology. This breakthrough will improve the situation by
doubling the distribution of renewable energy by 2040 [2]. In 2015, the United Nations
reported that the world added more energy from renewable sources than all other sources
combined [3]. In that year alone, a total of 286 billion dollars were invested in renewable
energy. These efforts in green energy will be the focus for many years to come and will
be the sustainable solution for our future. As we invest and become more reliant on
renewable energy, it is important that we reduce the energy lost when electricity is
converted to a form that can be used on the power grid. Therefore, the focus shifts
towards power electronics as the solution for our future.
For a couple of decades, the field of energy conversion systems, which is a critical
component for harvesting green energy, has benefitted immensely from the maturity in
silicon technology both in terms of materials and device processing. Coupled with the
constantly evolving metal oxide semiconductor field effect transistor (MOSFET) design,
the standard of power conversion efficiency progressed swiftly to meet the ever
increasing demand for energy. MOSFETs are voltage-controlled devices as opposed to
devices like bipolar junction transistors (BJTs) which are current-controlled devices.
MOSFETs are high input impedance devices and have high switching speed with low
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switching loss. For a long time, it appeared that silicon MOSFETs are so mature and
inexpensive to manufacture that it is unfathomable that this material can one day be
replaced. Today, the commercial silicon devices are approaching their physical limits.
This is especially true in the context of power capability, where the figure of merit
(FOM) is measured in terms of 𝑉𝐵2 /𝑅𝑂𝑁 , where VB is the blocking voltage and RON_SP is
the specific on-resistance. The blocking voltage is the maximum voltage the device can
handle before breaking down. At that voltage, the peak electric field is known as the
critical field, ECR. The blocking voltage can be estimated to be
𝑉𝐵 =

𝐸𝐶𝑅 𝐷
2

(1.1)

where D is the depletion width. D is the key to all power switching devices as it is
responsible for the voltage blocking capabilities. It is usually formed by a p-n junction in
section of the device called the drift regions (shown in Fig. 1.1). When the peak field at
the p+/n- junction reaches ECR, the value can be calculated to be the product of the doping
concentration in the n- drift region Nd and D as shown in (1.2).
𝐸𝐶𝑅 =

𝑞𝑁𝑑 𝐷
𝜀𝑆

(1.2)

Here, εS is the permittivity of the semiconductor.
Blocking voltage is sometime known as breakdown voltage rating. There is a trade off with
this parameter and specific on-resistance RON which is shown in (1.3).
𝑅𝑂𝑁 =

𝐷
𝑞𝜇𝑁 𝑁𝑑

(1.3)

where μN is the bulk electron mobility. “specific” in this case refers to the resistance-area
product (units in mΩ-cm2). Trying to increase VB by incorporating a thicker and lower
doped drift region leads to a higher RON. Reducing RON will enhance device performance
as that will lower the device’s power loss and ensure that the device operates in a lower
temperature, which will lead to improvement in device efficiency and reliability.
Merging Equation 1.1, 1.2 and 1.3 together, the performance of the power capability can
be written as

3
𝑉𝐵2
𝜀𝑆 𝜇𝑛 𝐸𝐶3
=
𝑅𝑂𝑁
4

(1.4)

which is the FOM for the measurement of the power capability of the device. Here, the
parameters that matter are εS, μN and ECR, in which ECR has the greatest effect. From (1.4),
the limitation of silicon is clear. A wide bandgap material such as SiC is superior in terms
of power capabilities because SiC has a much higher ECR than silicon as shown in
table 1.1.
SiC is a compound semiconductor and a very unique IV-IV semiconductor in the
world. It is bonded similar to silicon and diamond but with the exception that each silicon
atom is bonded to 4 nearest-neighbor carbon atoms and each carbon atom is bonded to
4 nearest-neighbor silicon atoms. As such, SiC forms a crystal made up of alternating
hexagonal planes of silicon and carbon atoms. These planes can be stacked in different
sequences in repeated combinations based on the vertical columns of silicon atoms in the
(11-20) plane. Each unique sequence is called a polytype. The most common polytypes
are 3C-SiC, 4H-SiC and 6H-SiC. 4H-SiC is attracting more attention to itself for its
superior electronic properties, namely having one of the widest bandgap [4] among all
polytypes. In this thesis, 4H-SiC will be the focus.

Table 1.1: Comparison of silicon and SiC in terms of power capabilities
Silicon

4H-SiC

Bandgap (eV)

1.12

3.23

Critical electric field ECR (MV/cm) at doping = 1 × 1016 cm-3

0.3

2.5

Electron mobility (cm2/Vs) at doping = 1 × 1016 cm-3

1350

800

Relative Dielectric constant εS ()

11.7

10.03 (parallel
to c-axis)
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SiC cannot be grown with the Czochralski process that makes production of silicon
inexpensive. In 1955, Jan Anothy Lely who worked at Philips, Eindhoven [5] discovered
albeit by accident that SiC crystals can be grown through vapor sublimation in which SiC
powder is sublimated and redeposited into flake-like single crystals. This process was
later perfected by using induction heating in graphite crucibles which enables better
crystal yield with larger diameters [6] [7]. Even though the process for growing SiC
crystals is many times more expensive than for Si, the superiority of SiC performance
more than compensates for it.
There are many advantages SiC has compared to silicon.
a. The main property that makes SiC ideal for high power devices is its wide
bandgap. Different polytypes of SiC have bandgaps that vary between 2.0 to
4.0 eV [8]. In comparison, the bandgap of silicon is only 1.12 eV. The bandgap
of the most common commercially available polytype, 4H-SiC is 3.23eV. At an
equal doping concentration, the intrinsic temperature of SiC is much higher than
silicon. The intrinsic temperature is the threshold maximum temperature at
which the intrinsic carrier concentration (due to thermally-generated carriers)
starts to exceed the doping concentration. 4H-SiC is able to operate at higher
temperature (above 250°C) compared to silicon before losing its extrinsic
semiconductor properties.
b. Wide bandgap materials are known to have high critical breakdown fields. SiC
has a breakdown field of around 2.5 MV/cm, and this is the main advantage
over other mature competitors like silicon (around 0.3MV/cm) and gallium
arsenide (around 0.4 MV/cm). This more than eight fold increase in breakdown
field compared to silicon enables SiC power devices to have a much thinner
drift region that is doped higher for a given voltage rating as compared to silicon.
These properties will greatly reduce on-resistance of the devices which enables
SiC power MOSFETs to outperform silicon devices. More details on this will
be emphasized at the later part of this section and in Fig. 1.2.
c. The value of thermal conductivity of SiC is 380 W/m-K at room temperature.
This is around 2-3 times greater than silicon (around 130 W/m-K ) and is greater
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than most conductive metals. High thermal conductivity is useful in preventing
a heat gradient from forming as it can distribute the heat evenly and quickly.
d. Another advantage of SiC over other wide bandgap materials is that it has a
native oxide. Silicon dioxide (SiO2) can be formed by oxidizing the bulk under
dry O2(g) or wet H2O(g) ambient atmosphere. This process is similar to silicon,
providing a good basis for the fabrication of MOS devices. However, the
SiC/SiO2 interface is more complicated than that of silicon due to the presence
of C atoms. There will be more discussions regarding the SiC/SiO2 interface in
the next few chapters.
2SiC + 3O2 → 2SiO2 + 2CO
SiC + 3H2O → SiO2 + 3H2 + CO
e. SiC has a very low coefficient of thermal expansion (4.0×10−6 𝐾 −1 ) and
experiences no phase transitions that would cause discontinuities in thermal
expansion.
f. SiC has a small lattice mismatch when used with other materials like AlN and
GaN. Therefore, electronic and optical device fabrication with these materials
is possible with SiC.

6

Fig. 1.1: The total resistance of a DMOSFET is made up of many resistances,
in which the drift resistance (RDR) dominates in higher voltages and the
channel resistance (RCH) along with the substrate resistance (RSUB) dominates
in lower voltages.
With respect to power capabilities as shown in equation 1.4 and using parameters
from table 1.1, silicon has a higher εS and μN than 4H-SiC but the difference is relatively
smaller when compared to the advantage 4H-SiC has over silicon in terms of ECR. This
difference can be presented graphically with a plot of blocking voltage and drift
resistance as shown in Fig. 1.2.
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Fig. 1.2: Plot of resistance (channel and drift) vs. blocking voltage comparing silicon and
SiC showing the unipolar limit of both materials [9]. The dots refers to the performance
of SiC MOSFETs at different blocking voltages. The short dash lines are the drift
resistances while the long dash line is the channel resistances for 4H-SiC. The solid lines
are the cumulative resistance from both drift and channel components.
Fig. 1.2 demonstrates the dominance of 4H-SiC in power capability as compared
to silicon. Both unipolar limits for each materials are plotted. Devices with better power
capabilities are positioned towards the lower right of the plot with high blocking voltage
coupled with low resistance being the ideal. In general, a higher blocking voltage will
result in a higher resistance. For SiC MOSFETs, the boundary for blocking voltage has
been extended as high as 15kV while providing similar low voltage performance at
several orders of magnitude lower resistance than the silicon counterparts. The latter will
result in SiC-based device withstanding the same amount of current in a silicon-based
device with a much smaller area. As shown on Fig. 1.2, MOSFETs with blocking voltage
capabilities ranging from 900 V to 15 kV were plotted. For devices rated 3.3 kV onwards,
the performance is approaching the SiC limit. However, there is a distinct deviation in
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performance for the lower voltage MOSFETs. At voltages below 1.2 kV, the drift
resistance ceases to be the dominating resistance.
On Fig. 1.2, when the channel resistance is plotted alongside the rest of the plot, it
becomes clear why there is a significant deviation of the performance of lower voltage
MOSFETs. This figure does not include the substrate resistance as this resistance can be
minimized by either thinning the substrate or by adopting a “waffle” design. For a typical
substrate resistivity of 19 mΩ-cm given a substrate thickness of 350 μm, the substrate
resistance is 0.67 mΩ-cm2. Therefore at lower voltage, substrate resistance will
contribute significantly to the overall resistance. Between the drift and channel
resistances as depicted in Fig. 1.2, the channel resistance accounts for a significant
portion of the total resistance at 1.2 kV. The interface mobility limit in the figure is
plotted using equation
𝑅𝑂𝑁,𝑆𝑃 =

𝐿𝐶𝐻 𝑆
∗
𝜇𝑁 𝐶𝑂𝑋 (𝑉𝐺 −

𝑉𝑇 )

(1.5)

where LCH is the channel length, S is the cell pitch (as shown in Fig. 1.1), μN* is the
effective mobility of electrons in the channel, COX is the oxide capacitance and VG-VT is
the effective voltage applied on the gate after overcoming the threshold voltage. In
Fig. 1.2, a μN* of 50 cm2/Vs, an optimistic but achievable value [10], is used to plot the
channel resistance.
For SiC MOSFETs to be competitive in the lower voltage range, the channel
resistance must be reduced. This can be done by increasing the interface mobility, by
having higher packing density or by reducing the channel length. Fundamentally, it is
crucial to better understand the interface properties of MOS SiC because the interface
mobility is unreasonably low. A comparison of mobility can be done with silicon to
explain this. The electron mobility in the bulk of lightly-doped silicon is around
1400 cm2/Vs and the peak mobility at the interface of silicon and SiO2 is around
850 cm2/Vs [11] as shown in Fig. 1.3. The peak interface mobility is approximately 60%
of the bulk mobility. For 4H-SiC, the bulk electron mobility is around 800 cm2/Vs. The
interface electron mobility for samples without post-oxidation annealing is only
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15 cm2/Vs [10]. Taking the ratio of the mobilities, the peak interface mobility is
approximately 1.7% of the bulk mobility.

S. C. Sun and J. D.
Plummer,
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Fig. 1.3: Interface electron mobility as a function of gate bias for silicon and SiC.
The low ratio between peak interface mobility and bulk mobility has been
attributed by the general SiC community to be due to the presence of a high density of
states in the SiC/SiO2 interface. Interface states are an important factor to consider in
reducing channel mobility through means of carrier trapping and coulomb scattering.
Their high density in SiC can be expected for several reasons.
a. SiC in general has a higher surface density of atoms per unit area compared to
silicon [13]. This may result in a higher density of dangling bonds at the
interface. This theory can be inferred from a different experiment where
scientists showed an increase of interface states in Si/SiO2 of a more closely
packed (111) silicon face compared to a (100) silicon face [14].
b. Near-interfacial oxide traps are present in the energy gap of SiC. These oxide
traps are very close to the interface that their response time is similar to
interface traps, making them difficult to distinguish [15]. Similarly, they are
able to exchange charges with the interface. [16]. As such, these oxide traps
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may behave as interface states. More details about oxide traps will be
discussed in chapter 5.
c. There is a presence of carbon atoms which can contribute to an added
chemical complexity to the oxidation of SiC and it is reasonable to believe the
oxidation process may induce the generation of defects in the SiC/SiO2
interface.
d. The most effective annealing process for SiC is less potent than hydrogen
annealing for silicon MOS devices. In the late 1990s, it was discovered that
the interface states can be passivated through the means of nitric oxide (NO)
annealing [18]. This is usually done by heating the sample at 1175 °C with
nitric oxide gas for two hours. Nitrogen incorporation causes a significant
decrease in the large density of interface states with energy levels in the upper
half of the band gap, reducing the total density of interface defects and
proving interface mobility can be improved with passivation [19]. With NO
annealing, the density of interface traps is generally reduced by around one
order of magnitude, and the peak interface mobility is increased from
15 cm2/Vs to 40 cm2/Vs, as shown in Fig. 1.3. However, in later studies by a
group in Kyoto University [20], there is evidence that trying to incorporate
higher nitrogen density on the interface by performing NO annealing process
at a higher temperature (>1250) will lead to an increase in “fast states”. These
“fast states” respond to frequencies higher than 100 MHz. Even with this
improvement from NO annealing, the interface mobility is only 5% of the
bulk mobility. This ratio is still 10 times lower than that of silicon. Given the
high density of interface states, this mobility value is not unexpected.
One of the mechanism that limits the mobility is charge sequestration. The
maximum density of the induced sheet electron is determined by the maximum electric
field across the interface. The maximum electric field is limited by the breakdown field
of SiO2 is approximately 10 MV/cm. However from our experience, having a field above
4 MV/cm will cause the reliability to degrade. At that electric field, the total induced
sheet electron density is 8.63 × 1012 cm-2. The total integrated density of interface states
is also in the order of 1012 cm-2. Given this situation, a significant portion of the field
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lines that were meant to support mobile inversion electrons will instead be terminated by
the charges trapped in the interface states, leading to a reduction in total current. Even
though the true mobility remains the same, the reduction in current causes the mobility to
appear as if it is reduced. Attempting to go into stronger inversion may not produce
higher current as the interface state density is increasing exponentially towards the band
edge. This will make charge sequestration (or low sheet carrier density) an equivalent
partner responsible for low interface channel mobility along with Coulomb scattering
[21].
The SiC MOS interface has a high density of interface traps that lead to low
channel mobility and poor subthreshold slope. But this is not the only obstacle that
research groups will face. The presence of near interface oxide traps [15] will pose a
serious challenge to the scientific community in terms of device characterization and
device reliability. As mentioned earlier, even though through electrical characterization it
is difficult to distinguish near interface oxide traps with interface traps, oxide traps have
unique features that will fundamentally change the way the device behaves. The
significant presence of these oxide traps may be correlated with the high interface state
density, even though this is not yet proven. It was noticed that [16] after constant gatebias, there is significant instability in the threshold voltage. It is a concern that with large
shifting threshold voltage negatively, the device will conduct at its OFF-state. In terms of
electrical characterization, this makes measuring SiC MOS devices challenging as the
interface may not remain the same after each round of measurements. The occupancy of
oxide traps is different, and repeating the same measurements on the same sample may
not produce the same result. Furthermore, continuously measuring the same device may
cause the device to fail over time. Also, characterization done in a heated environment
[22] will accelerate the voltage threshold instability and degrade the interface at a faster
rate.
Even though NO annealing is reasonably effective in reducing interface trap
density, there is a limit to this annealing process as attempts to increase the density of
nitrogen at the interface will lead to generation of fast states. Many device
characterization tools are unable to include the contribution of these fast states that
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respond to frequencies >1MHz. The presence of series resistance and inductance makes it
difficult to use higher frequency measurements. Excluding the contribution of fast states
will cause an error in extraction of interface trap density. Some techniques such as the
popular high-low technique use a high probe frequency (100kHz or 1MHz) to find the
high-frequency capacitance that assumes no contribution from all interface states. This
probe frequency is not high enough to exclude the contribution of fast states, and can
cause the determination of flatband capacitance to be erroneous.
Mobile ions are another source of charge at the interface. The introduction of
mobile ions happens during improper handling or incomplete cleaning processes during
fabrication, especially during the oxidation process [23]. Closely monitored and
frequently cleaned oxidation tubes are crucial in making sure that all sources of mobile
ions are eliminated. However in 2003, an interesting phenomenon was discovered where
intentionally introducing sodium ions lead to an improvement of channel mobility [24].
This is counterintuitive, as the presence of charges at the interface should lead to an
increase in Coulombic scattering that reduces channel mobility. Till now, no one from the
scientific community is able to give a satisfactory answer to this phenomenon. In the first
part of this thesis, we will be explaining the percolation theory and explain the work done
to better understand how the presence of sodium ions in the interface can lead to an
apparent improvement in interface mobility.
The SiC MOS interface is very challenging and complicated. Even though having
a SiO2 native oxide is familiar, issues with near-interface oxide traps and fast states are
not historically found in the silicon MOS interface. Therefore, improvements in
measuring SiC MOS devices should be prioritized to better understand the physics.
During our work on SiC MOS devices, we realized that the characterization techniques
may not perfectly reveal accurately the information of the interface. The second part of
this thesis will cover electrical characterization technique, namely the AC conductance
technique [25]. The development of consistent, accurate and reliable characterization
technique is crucial in any MOS investigation and it is especially true for SiC MOS
devices. The AC conductance technique is regarded in the semiconductor community as
the “gold standard” for the electrical characterization of the MOS interface. In the
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appendix, we will also discuss to a smaller extent the Hi-Lo (or High-Low) method and
its evolution into C-ψ method [26]. The Hi-Lo method is the most commonly used
characterization technique for SiC and other wide bandgap MOS devices. Both
techniques are really important to be used as a tool for comparison between different
devices and for deeper understanding of the complex SiC MOS interface. We will discuss
the errors and limitations of the techniques and how to improve upon them to extract
more accurate data.
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2 SODIUM ENHANCED OXIDATION AND PERCOLATION
THEORY

2.1

What is Sodium Enhanced Oxidation?

As mentioned in the previous chapter, 4H-SiC MOSFET devices have low
interface mobilities in the range of 5 - 50 cm2/Vs. This has proven to be a bottleneck for
SiC power devices rated for 1200V or lower [9]. In this chapter, we will discuss sodium
enhanced oxidation [24] that was discovered to greatly improve the interface mobility of
SiC MOS devices. We will also discuss the concept of percolation theory to try and
explain the mechanism behind sodium enhanced oxidation.
In 2003, a Swedish group fabricated SiC MOSFETs in an alumina tube and
reported high peak interface mobility value of around 165 cm2/Vs [24] as shown in
Fig. 2.1.1. This is at least threefold increase in mobility compared to the numbers
obtained from other groups. An alumina tube is an unconventional choice for oxidation
because it is known to contain both alkali metal and metal ions that will contaminate the
interface and potentially even increase interface state density [27]. Researchers around
the world repeated the experiment and reported similar increase in mobility. Since then,
this result is a mystery for the SiC community to figure out the mechanism that is
responsible for the threefold increase in mobility [28].
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Fig. 2.1.1: Plot of gate bias vs. field effect mobility (right vertical axis) and drain current
(left vertical axis)of devices grown with sodium-enhanced oxidation [24]
Alumina tube oxidation has three unique characteristics. First, an alumina tube is
known to introduce contaminants into the oxide, namely sodium and aluminum [29].
Comparing the oxidation process of both quartz and alumina tubes revealed that sodium
content in the oxide grown in alumina tube is at least an order of magnitude higher than
that grown in the quartz tube [29]. Second, the oxidation rate on SiC is enhanced due to
the presence of sodium ions that is responsible for the formation of non-bridging oxygens
by means of increased permeation of molecular oxygen through the oxide [30]. And last,
the oxidation mechanism involves atomic oxygen. Flowing nitrogen gas over the alumina
tube will generate atomic oxygen which will then flow towards the SiC surface to form
oxide [31]. To isolate which factors are responsible for the increased mobility, three
separate experiments were conducted [28]. Oxidation in the presence of metal oxides and
halides is used to test the impact of the presence of metallic impurities. High pressure
oxidation is used to simulate the enhanced oxidation rate. Plasma oxygen oxidation is
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used to experiment on the effects of atomic oxygen. After testing all the possible
outcomes, it was found that metallic impurities are the main agent responsible for the
increased mobility. Further work revealed that the specific metal impurity is sodium ions
[32].
Sodium ions can drift vertically and laterally in the oxide, especially under high
temperature and bias [23]. Therefore, using bias temperature stress, sodium ions’
positions relative to the distance from the interface in the oxide can be manipulated. A
group in Auburn University conducted an experiment where they first oxidized the SiC
sample with the presence of a metal clip to introduce sodium ions to the oxide. Then the
sample was fabricated into MOSFETs to measure interface mobility with respect to gate
voltage of as-fabricated sample. After that, the temperature was raised gradually to 250°C
and a positive bias of 5.6V was applied for five minutes. The purpose of this positive bias
stress is to drift the sodium ions as close to the interface as possible. It was left to cool
down to stabilize the ions before the mobility measurement was repeated. Unexpectedly,
the measurements registered a peak mobility value of higher than the as-fabricated
measurement. In the next step, the temperature was raised again gradually and a negative
bias of -5V was applied for the same duration. Doing so will drift the sodium ions away
from the interface. This resulted in the peak mobility dropping significantly. Mobility
measurements conducted after the sample cooled suggested that the peak mobility value
is much lower than the two previous measurements [32]. Subsequent negative bias was
applied again but the result was similar. The results are plotted in Fig. 2.1.2.
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Fig. 2.1.2: Mobility measurements with respect to gate bias on the effect of bias stress
[32]
This phenomenon has definitely revealed some information with regard to the
mechanism of sodium ions that improves the interface mobility. Sodium ions are
positively charged. Conventional wisdom suggests that with their presence, inversion
layer electrons propagating from source to drain will experience additional Coulombic
scattering along the channel due to the charged properties of sodium ions, resulting in a
lower mobility. Instead, their presence has significantly improved interface electron
mobility. One possible explanation is that sodium ions may be passivating the dangling
bonds [33]. However, this reasoning is proven wrong by Auburn University [28] where
the measured interface state density for samples oxidized in an alumina tube is higher
than that of oxidation by a clean quartz tube followed by NO annealing. The result is
shown in Fig. 2.1.3. This measurement is conducted using the Hi-Lo simultaneous CV
technique.
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Fig. 2.1.3: Interface state density with respect to energy in the bandgap [34]
In the next section, the role of disorder at the interface will be considered. A
percolation model for inversion layer transport is proposed that could explain the low
mobility and account for the mitigating effects of sodium ions.
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2.2 Percolation theory and related disorder
In 1966, it was realized that the density of fixed charges (QF) at the Si/SiO2
interface is not uniform with respect to position under the gate [35]. This variation of QF
results in a non-uniform surface potential below the gate. This variance in surface
potential can been measured a few ways, the most common being the AC conductance
technique (details in the Appendix A) by Nicollian and Goetzberger [25]. The variance of
surface potential for silicon/SiO2 interface is measured to be around 50 mV, which is
roughly equals two kT/q at room temperature (300K), where k is the Boltzmann constant,
T is the absolute temperature, and q is the electronic charge. Since the 1990s, SiC
researchers have used the AC conductance technique to find out the variance in surface
potential for 4H-SiC. The measured variance is in the range of 4 ~ 6 kT/q [36]. This is
significantly higher than the value for silicon. Is the highly varying non-uniform surface
potential playing a role in electron transport? Is it possible that it is sufficient to explain
the low inversion layer mobility in 4H-SiC?
The percolation model to be discussed below was first proposed by J. A. Cooper
[37]. Picture the channel in a 4H-SiC MOSFET device in a state where it is approaching
the threshold of forming an inversion layer. A complete inversion layer connecting the
source to the drain is needed to enable electrons to flow laterally in the channel. 4H-SiC
has a wide surface potential variance due to randomly positioned fixed charge (see
Fig. 2.2.1). These fixed charge will have electric field lines propagating into the
semiconductor, leading to an uneven surface potential landscape.

20

Fig. 2.2.1 Fixed charges and their surface field lines
At the on-set of inversion, electron puddles will form at certain areas in the high
spectrum of surface potential, and those areas will become conductive (Fig. 2.2.2a,
Fig. 2.2.3a). Other regions are still non-conductive. At this point, there is no path
available for the electron to drift from the source to the drain. But as the gate voltage
progresses closer towards inversion, other areas will become conductive and at some
point, the first conductive path will be formed (Fig. 2.2.2b, 2.2.3b). Initially, the
conduction path widths are very narrow. These paths are very likely to be indirect paths
where the flow of electrons will meander around the areas that are not yet conductive.
Indirect, narrow paths force the electrons to move as if the width to length (W/L) ratio is
small (compare Fig. 2.2.3b to Fig. 2.2.3d), hence registering a low current flow.
Furthermore, longer travel distance will open up more opportunities for more scattering
to occur during the channel transport, thus expected to register a low channel interface
mobility during characterization. With increasing gate voltage, more and more paths will
be formed (Fig. 2.2.3c) and eventually, the entire channel will be inverted (Fig. 2.2.3d).
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Fig. 2.2.2a Visualization of surface potential variation on electron transport with small
gate bias

Fig. 2.2.2b Visualization of surface potential variation with increased gate bias
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Fig. 2.2.3 Visualization of conductive elemental areas (Blue) and non-conductive
elemental areas (White) on the channel (top view) from onset of inversion to full
inversion. The left and right portion represents the source and the drain contacts.
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This indirect path of electron transport can be modeled based on percolation theory.
Percolation theory is a description of the behavior of connected clusters in a random
graph [38]. The model proposed by James A. Cooper [37] uses bond percolation and
models the interface as a network of resistances where the combination of all these
resistances will form the overall channel resistance. (see Fig. 2.2.4).

Fig. 2.2.4 Network of resistors used to simulate bond percolation
To calculate the total resistance of this network in Fig. 2.2.4, an algorithm
reduction in the number of resistors are required. This algorithm involves use of the
Δ-Y transformation [39] as shown in Fig. 2.2.5.
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Fig. 2.2.5: Δ-Y transformation
The equations involved in this transformation are
Table 2.2.1: Δ-Y equations
Δ→Y

Y→ Δ

1
1
1
𝐺1 = 𝐺𝐵 𝐺𝐶 ( +
+ )
𝐺𝐴 𝐺𝐵 𝐺𝐶

𝐺𝐴 =

𝐺2 𝐺3
𝐺1 + 𝐺2 + 𝐺3

1
1
1
+
+ )
𝐺𝐴 𝐺𝐵 𝐺𝐶

𝐺𝐵 =

𝐺3 𝐺1
𝐺1 + 𝐺2 + 𝐺3

1
1
1
+
+ )
𝐺𝐴 𝐺𝐵 𝐺𝐶

𝐺𝐶 =

𝐺1 𝐺2
𝐺1 + 𝐺2 + 𝐺3

𝐺2 = 𝐺𝐶 𝐺𝐴 (

𝐺3 = 𝐺𝐴 𝐺𝐵 (

The transformation starts from the top left corner of the grid (see Fig. 2.2.6a for
clarity). That square grid is made up of three resistors, which is technically a triangle set
of three resistors. Using the Δ-Y transformation, the delta grid is transformed into a Y
grid with three resistors. Then, diagonally towards the bottom right, a resistor from the
previous Y grid forms another Y with two other resistors. From there, using the Δ-Y
transformation, the Y grid is transformed into a triangle grid. Comparing the first grid of
resistors to final grid of resistors, it looks like the diagonal resistor is translated
diagonally towards the bottom left.
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Fig. 2.2.6a “Translation” of resistance
Performing this transformation continuously for all the square grids, all these
resistors are able to collapse towards the bottom of the grid network (Fig. 2.2.6b),
forming a linear combination of resistors that can be summed together.

Fig. 2.2.6b: Collapsing mechanism of resistances
The idea behind using the percolation theory is to find out the impact of variation
of QF on interface electron mobility. The values of QF assigned to every resistor are
different and are dependent on a probability density function. This function for interface
charge is given by a normal distribution [25]
𝑃(𝑄𝐹 ) =

1

(𝑄𝐹 −< 𝑄𝐹 >)2
exp(−
)
2𝜎𝑄2
2

√2𝜋𝜎𝑄

(2.2.1)

where the standard deviation of fixed charge (𝜎𝑄 ) can be expressed as
𝜎𝑄 = (𝐶𝑂𝑋 + 𝐶𝐷 + 𝐶𝐼𝑇 )

𝑘𝑇
𝜎
𝑞 𝑢𝑠

(2.2.2)

in depletion. COX is the oxide capacitance, CD is the depletion capacitance and CIT is the
interface state capacitance. It is important to take note that (2.2.2) is not valid near
flatband or at the threshold of inversion where the exact uS-VG relationship is non-linear.
Its purpose is to show the general relationship between variation of fixed charges and
surface potential in depletion. Here, standard deviation of surface potential 𝜎𝑢𝑠 can be
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varied to plot the graphs to show the effect of different variance of fixed charge on
mobility and/or conductance. More details on this is addressed at the end of this chapter
and in Fig. 2.3.5.
Each resistor represents an elemental area with charge QF(i,j). To calculate the
local surface potentials of each point (i,j), the local value of flat-band voltage VFB(i,j) is
calculated with equation
𝑉𝐹𝐵 (𝑖, 𝑗) = Ф𝑀𝑆 −

𝑄𝐹 (𝑖, 𝑗)
𝐶𝑂𝑋

(2.2.3)

where ФMS is the metal-semiconductor work function and COX is the oxide capacitance per
unit area. Then, knowing the VFB(i.j), the equation
𝑉𝐺 − 𝑉𝐹𝐵 (𝑖, 𝑗) =

𝑘𝑇
𝜀𝑠 𝑡𝑜𝑥 𝐹(𝜇𝑠 (𝑖, 𝑗), 𝑢𝐹 )
[𝑢𝑠 (𝑖, 𝑗) + 𝑆𝑖𝑔(𝑢𝑠 )
]
𝑞
𝜀𝑜𝑥
𝐿𝐷

(2.2.4)

is used to determine the surface potential us (i, j) at each point. 𝐹(𝑢𝑠 (𝑖, 𝑗), 𝑢𝐹 ) is the field
function given by
𝐹(𝑢𝑠 , 𝑢𝐹 ) = √𝑒 𝑢𝐹 (𝑒 −𝑢𝑠 + 𝑢𝑠 − 1) + 𝑒 −𝑢𝐹 (𝑒 𝑢𝑠 − 𝑢𝑠 − 1)

(2.2.5)

and LD is the intrinsic Debye length.
To calculate the conductance of individual local elements, the equation for the
lateral conductivity of the region at (i,j) is given by
𝑔(𝑖, 𝑗) = 𝑞. 𝜇𝑁 (𝑖, 𝑗). 𝑛𝑠 (𝑖, 𝑗)

(2.2.6)

where ns is the inversion layer density which can be calculated by the Boltzmann equation
𝑛𝑠 (𝑖, 𝑗) = 𝑛𝑖 𝑒 [𝑢𝑠 (𝑖,𝑗)−𝑢𝐹]

(2.2.7)

The mobility 𝜇𝑁 is [11] given by
𝜇𝑁 (𝑖, 𝑗) =

𝜇1
[𝐸𝑁 (𝑖, 𝑗)]𝐶

where normal electric field EN is [40] given by

(2.2.8)
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𝑞𝑛𝑠 (𝑖, 𝑗)
+ 𝑄𝐷 (𝑖, 𝑗)
2
𝐸𝑁 (𝑖, 𝑗) =
𝜀𝑠

(2.2.9)

𝜇1 is the maximum value mobility for a given doping level, QD is the depletion charge at
this surface potential, and C is an empirical constant that is a weak function of substrate
doping and is dependent on the method of oxidation of the oxide. µ1 and C are adjusted to
fit the experimental mobility obtain by the Swedish group [24].
Performing the Δ-Y transformation, all the g(i,j) are collapsed to the sheet
conductance of the channel (Gch) which is a function of gate voltage (VG). This is plotted
as shown in Fig. 2.2.7.
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Fig. 2.2.7: Conductance vs. gate voltage at NA= 1017cm-3, tox = 55nm
The effective mobility (𝜇𝐸𝐹𝐹 ) can be calculated from the slope of the conductance
vs. gate voltage plot
𝜇𝐸𝐹𝐹 (𝑉𝐺 ) =

𝜕𝐺𝑐ℎ (𝑉𝐺 )/ 𝜕𝑉𝐺
𝐶𝑂𝑋

(2.2.10)
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The field effective mobility (𝜇𝐹𝐸 ) is given by
𝜇𝐹𝐸 (𝑉𝐺 ) = 𝜇𝐸𝐹𝐹 +

𝜕𝜇𝐸𝐹𝐹
(𝑉𝐺𝑆 − 𝑉𝑇 )
𝜕𝑉𝐺

(2.2.11)

Fig. 2.2.8: Field-effect mobility vs. gate voltage obtained from Fig. 2.2.7 using
(2.2.11).
In Fig. 2.2.8, the dependence of mobility with respect to 𝜎𝑢𝑠 is clearly visible. We
believe that percolation theory can explain the increased mobility of interface electrons in
the presence of sodium ions. There is a variance in fixed charge density from place to
place that causes a “spread” in surface potential. Sodium ions can drift vertically and
laterally in the oxide, especially under high temperature and under bias [23]. Experiments
in Auburn University [34] have shown that the measured mobility depends on the
positioning of the sodium ions within the insulator. Sodium ions, under temperature bias
stress, will drift towards the interface and avoid regions with high fixed charge density.
The distribution of charges (fixed charges and sodium ions) will be more uniform with
the presence of sodium ions. Hence, this will reduce the overall “spread” in surface
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potential. To find out the density of fixed charges at the interface, a group performed
selective etching of oxide while measuring the flat-band voltages after every etch [41].
By modifying (2.2.3) to include oxide thickness, the fixed charge density can be found.
The 6H-SiC MOS interface was found to have fixed charge density in the order of
2×1012 cm-2. No measurements have been reported on 4H-SiC MOS interface, but we
believe the result will either be similar or higher than that of 6H-SiC MOS. During
alumina tube oxidation, the total amount of sodium introduced to the SiO2/SiC interface is
around the order of 1×1014 cm-2 through SIMS analysis [33]. Bias-temperature stressing
of MOS capacitors can mobilize between 5×1012 and 1×1013 cm-2 of the sodium ions.
Even though this suggests that only a small portion of the sodium is mobile, the density
of mobile sodium ions is within the range of the existing fixed charge, making it plausible
that sodium ions may directly influence the dynamics of interface carriers. Comparing
Fig. 2.2.9 to 2.2.2b, it can be seen that with the presence of sodium ions, the surface
potential variation may be reduced and a direct path formed at the same gate voltage.
From the perspective of Fig. 2.2.3, it is like bypassing (b) and (c) as the channel goes
from (a) to (d). Having a direct path will increase the effective width of the currentcarrying channel, and lead to an increase in apparent mobility. This is proven in theory by
Fig. 2.2.8, where MOS devices with smaller 𝜎𝑢𝑠 are shown to have higher peak mobility.

Fig. 2.2.9: Visualization of sodium ions impact on surface potential
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From Fig. 2.2.8, it is clear that for the mobility to be significantly reduced, the 𝜎𝑢𝑠
required to do so is very large. However, measurements using the AC conductance
technique suggested that the 𝜎𝑢𝑠 for SiC MOS devices is around 4 – 6 kT/q. In the next
chapter, we will present evidences that the actual 𝜎𝑢𝑠 might be higher than originally
expected.

2.3 Discussion regarding surface potential
So far, the observed time constant dispersion exhibits an “effective” σus of
4 – 6 kT/q, obtained by fitting the GP/ω vs. log(ω) curve using the Nicollian and
Goetzberger model. GP is the parallel conductance. More details on this can be found in
Appendix A.2. This value is about twice as large as found in silicon using the same
technique. Also, in the previous section, it was found that the percolation model can
account for a significant reduction in mobility, but only for σus values > 25 kT/q.
Therefore, this suggested that the percolation model is valid qualitatively but not
quantitatively. However, it was realized that the value of σus may be much larger than
4 – 6 kT/q.
To investigate the true value of σus, we need to consider the details of the interface state
AC conductance. The main fitting equation of this technique is [25]
∞

2 2]

(2.3.1)

𝐺𝑝 (𝜔) 𝑞𝐷𝐼𝑇
ln[1 + 𝜔 𝜏
=
∫
𝑃(𝑢𝑠 )𝑑𝑢𝑠
𝜔
2
𝜔𝜏
−∞

where 𝑃(𝑢𝑠 ) is the probability density function for surface potential. The time constant of
the states opposite the Fermi level at a specific value of uS is τ given by
𝜏=

1
𝜎𝑁 𝑣𝑇 𝑛𝑠 (𝑢𝑠 )

(2.3.2)

In this equation, σN is the capture cross section of the states opposite the Fermi
level, vT is the thermal velocity, and nS is the electron density at this value of uS. The
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technique was originally designed around the assumption that the capture cross section is
independent of energy. Time constant dispersion arises from built-in charges and charged
interface states being randomly distributed over the plane of the interface. The electron
density equation is
𝑛𝑆 = 𝑛𝑖 exp(𝑢𝑆 − 𝑢𝐹 )

(2.3.3)

Since nS is an exponential function of 𝑢𝑆 , that makes τ an exponential function of
𝑢𝑆 . Due to this exponential dependence, small fluctuations of 𝑢𝑆 can cause large
fluctuations of τ. These fluctuations in τ are registered in the MOS conductance technique
by having a broader GP/ω vs. ω curve.
While working on investigation of the fluctuation of surface potential variation, a
critical observation was discovered. From the extraction of various parameters using the
conductance technique, the results suggest that the capture cross section has a strong
dependence on energy . The peaks of GP/ω curves are resistant in moving towards higher
frequency with increasing bias towards the conduction band. This suggest that σN is
decreasing towards the conduction band that counteracts the effects of rising nS. Many
different measurement techniques done by different institutions have observed that there
is an exponential dependence in σN of energy even in silicon [42] [43]. It is also proven to
be true for 4H-SiC. An example of that is shown in Fig. 2.3.1.
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ϒ =0.867

Fig. 2.3.1 2009 Purdue data on σN(E) in 4H- SiC
The sample used in Fig. 2.3.1 is an n-type MOS capacitor with epilayer doping of
2×1017 𝑐𝑚−3. It has an oxide thickness of 105 nm. The oxidation was done in a wet
environment at 1100 OC and it was annealed in nitric oxide gas at 1150 OC.
This exponential dependence can be described by the equation
𝜎𝑁 = 𝜎𝑁0 exp[−𝛾(𝑢𝑠 − 𝑢𝐹 )]

(2.3.4)

where  is an constant which controls the exponential dependence of 𝑢𝑠 . Note that this
relationship, unlike (2.3.3), is an inverse exponential function of 𝑢𝑠 . When σN and nS are
multiplied in (2.3.2), the overall dependence in 𝑢𝑠 can be reduced significantly. Since the
MOS conductance technique assumes an energy independent 𝜎𝑁 , it will seem like there is
very little fluctuations in τ due to 𝑢𝑠 . Therefore, instead of getting a curve that exhibits
the real σus value, the resulting curve is much narrower. If that curve is fitted with (2.3.1),
the apparent σus is severely underestimated.
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To investigate this underestimation of σus, a Matlab code was made following the
procedure in [44] to understand the severity of this error. For several values of , a plot of
actual σus vs apparent σus will be generated. (2.3.1) will be used in a different form to
include the energy dependence on σN. That equation is [25]
∞ 𝐸𝐶 𝐶 (𝜔𝜏)
𝐺𝑃
𝑠
=∫ ∫
𝑑𝐸 𝑃(𝑢𝑠 )𝑑𝑢𝑠
(𝜔𝜏)2
𝜔
1
+
−∞ 𝐸𝑉

(2.3.5)

with
𝑞
) 𝑞𝐷𝐼𝑇 (𝐸)𝑓𝑇 (1 − 𝑓𝑇 )
𝑘𝑇

𝐶𝑠 = (
𝜏=

𝑓𝑇
exp(𝑢𝐹 − 𝑢𝑠 )
𝜎𝑛 (𝐸)𝑣𝑡 𝑛𝑖

(2.3.6)

(2.3.7)

𝑓𝑇 is the Fermi function evaluated at the trap energy E, DIT(E) is the density of interface
traps at the trap energy E, and P(𝑢𝑠 ) is the probability density function for the surface
potential variations under the gate. P(𝑢𝑠 ) is obtained by assuming a Gaussian distribution
for QF, and calculating the surface potential corresponding to a particular value of QF
using the exact, nonlinear uS − VG relation. The integrations of (2.3.5) were done
numerically to include the energy dependence of DIT and σN. Then, equations (2.3.5) to
(2.3.8) were evaluated numerically according to the conditions DIT = 1012 eV-1cm-2 and
σn = 10-18 cm2 at EC - E = 0.2 eV, NA= 1017 cm-3, tox = 55 nm. A  value is chosen to plot a
set of curves with various actual σus (see Fig. 2.3.2).
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Fig. 2.3.2 A set of curves of various σus with ɣ of 0.85
These curves are plotted individually and assumed to be experimental data. With
the MOS conductance technique, the apparent σus is extracted from the curves. This
allows to plot the apparent N as a function of the actual (assumed) N for this value of
EF and . Then, a different  value is chosen to plot the next set of curves. The result is as
shown in Fig. 2.3.3.

Actual US
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Apparent US
Fig. 2.3.3 Plot of actual σus against apparent σus for EC - E = 0.2 eV
The results obtained are nearly linear. From this result, it is very clear that the
actual σus can be very different from the measured apparent σus, depending on the value
of . For example, for a device with  = 0.85, using Fig. 2.3.3, if the apparent σus is 4
kT/q, the real σus is around 28 kT/q. This is a very large difference. In the percolation
section 2.2, the model suggested that for percolation to significantly affect mobility, the
value of σus required is around 25 kT/q. Therefore, it seems very possible that percolative
effects are responsible for the low interface mobility of SiC devices.
Another method [45] that can measure variation in surface potential due to fixed
charges is by scanning probe microscopy (SPM). SPM has been used to record potential
fluctuations using single electron transistors (SET). On Fig. 2.3.4 (left), a SET scanning
tip is placed a certain distance from a bare silicon dioxide surface on a silicon wafer and
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used to measure surface potential fluctuations of the interface. The variance measured by
this technique is approximately 2 kT/q , which is consistent with the MOS conductance
measurements conducted on the same interface. Here, it is important to understand that
even though fixed charges give rise to variation in surface potential, having a small σus
does not necessary mean that there is a small variation of fixed charges (σQ). The
relationship between σUS and σQ is can be nonlinear under different biases. More details
on this will be covered in chapter 4.

Fig. 2.3.4: Color map of spatial fluctuations in the surface potential (Left) and histogram
of the potential fluctuations distribution (Right) [45]
These results involving the exponential dependence of capture cross section on
energy are critical to giving validation to the percolation theory. The theory claims that
large surface potential variations can significantly reduce the interface mobility as shown
in Fig. 2.2.8. Typical measured surface potential is around 4~6 kT/q. With a capture cross
section having strong exponential dependence on energy, the surface potential measured
from AC conductance technique is severely underestimated. The actual surface potential
variation may be large and it is a good indication that they arise due to a large variation of
QF.
After further investigation (later discussed in chapter 4), the claim that the capture
cross section is exponentially dependent on energy is challenged. It is possible that the
dependence on energy may be an artifact of the characterization technique. In the original
Nicollian Goetzberger derivation [25], effects like the non-linearity of the uS-VG

37
relationship and exponential DIT relationship with energy are not accounted for. These
two effects are responsible for artificially moving the peaks of GP/ω curves towards
higher frequencies and “pinning” them at a certain frequency as the Fermi level moves
towards the conduction band. The AC conductance technique interprets this phenomena
by suggesting that σN is decreasing towards the conduction. At the same time, because of
the same two effects, we found that even though a narrow conductance curve suggests a
small variation in surface potential, it does not necessarily translate to the interface
having a small variation of fixed charge. More details on this effect are addressed in
chapter 4. In that chapter, it is demonstrated that a large variation of fixed charge can
yield a small variation of surface potential. But at this point, there is uncertainty if the
capture cross section is dependent on energy. From our work that is outside the scope of
this thesis, and after accounting for the non-linear uS-VG relationship and exponential DIT
relationship with energy, there is evidence that the capture cross section may have a weak
exponential dependence on energy even though it may not be at the same magnitude as
discussed in this chapter. More work has to be done to understand the true relationship of
capture cross section on energy.
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Fig. 2.3.5: An example plot of surface potential vs. voltage showcasing the difference
between deep depletion and inversion. The blue shaded area is the difference due to the
formation of the inversion layer.
In the operation of MOSFET devices, each region of operation is different. Unlike
the MOS capacitors where the bias is usually in the depletion region, MOSFETs operate
starting at the on-set of inversion. In this region, the trajectory of the uS-VG relationship is
heading towards deep depletion (as shown in Fig. 2.3.5). Therefore, the effects of nonlinear uS-VG relation will not be present. Unlike the region near flat band, here the
variation of surface potential at the onset of inversion scales linearly with the variation of
QF. Therefore, it is likely that given the large variation of QF, the variation of surface
potential is large enough to severely impact the interface mobility.
In summary, fluctuations in surface potential results in percolative paths that
hinders the flow of electrons, resulting in low apparent interface mobility. We suspect
that the charge landscape of SiC/SiO2 is fluctuating drastically and is responsible for the
apparent low interface mobility observed by many groups. This is likely to be true even if
the capture cross section has no exponential dependence with energy. We also suspect
that addition of sodium ions into the oxide will even out the charge landscape as
illustrated in Fig. 2.2.9 and increase the apparent interface mobility by a factor of three.
However, addition of sodium is an impractical solution because it is mobile and can lead
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to a significant shift in flatband voltage [23]. This is already an existing problem due to
near-interface oxide traps [16] mentioned in the first chapter. Therefore, a more reliable
method must be used to reduce the surface potential variation. However, if the real charge
variation is very large, then a reduction in this variation can lead to higher effective
channel mobility. In the next chapter, we will address the plan to reduce the variation of
surface potential and verify that this will lead to an increase in channel mobility.
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3 EXPERIMENTAL RESULT ON MOSFET MOBILITY

3.1 Preliminary test
Sodium enhanced oxidation of SiC is an interesting phenomenon [24]. Our main
task is to determine whether the presence of sodium ions is responsible for making the
charge landscape on the interface more uniform, leading to a reduced variation in the
surface potential. Then, without using sodium ions, try to fabricate devices with different
variation of surface potentials and check if there is a correlation with mobility. If there is
a strong correlation, it is very plausible that the percolation theory as described in chapter
2 is the right explanation for the high mobility observed in sodium enhanced oxidation
[24]
A preliminary experiment was conducted to verify the results of other groups
related to sodium enhanced oxidation. A test was needed to see if sodium ions are
responsible for passivating interface traps as shown in Fig. 2.1.3. This can be done by
using the AC conductance technique to extract DIT values. On top of that, the same
measurements can reveal the change in the standard deviation of surface potential (σUS)
As mentioned in chapter 2, the true σUS will be underestimated by the conductance
technique. The relationship between σQ and σUS depends on the position of Fermi level,
but if the measurement is done around the same Fermi level, a reduction in σUS can
suggest that it is brought about by a smaller variation of planar interface charges. To
conduct this experiment, two sets of MOS capacitors were fabricated. One set of
capacitors was a control sample, while the other had sodium ions intentionally
introduced in the oxide. The epilayer doping of these samples is 2×1017 cm-3.
There are several ways to introduce sodium ions. For this initial round, sodium
ions are introduced by means of boiling in a sodium chloride solution [23]. This is a
relatively easy way to introduce sodium, but the disadvantage is that the amount of
sodium introduced is not controllable. An oxide thickness of around 50 nm was grown on
two samples. The process is done by wet oxidation at 1150 ᵒC for 100 minutes. They
were later annealed in nitric oxide gas for 2 hours at 1175 ᵒC. One of the samples was
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dipped into sodium chloride solution and left to boil for 20 minutes. That sample was
then cleaned in acetone and methanol. Then the process flow for fabrication of MOS
capacitors was continued as described in appendix B.
After the fabrication of capacitors was completed, the AC conductance technique
was used to find the 𝜎𝑢𝑠 of both sets of capacitors. The details of this technique are
addressed in the appendix A. It was found that for a Fermi level around EC-E = 0.2 eV,
the 𝜎𝑢𝑠 for the sodium sample is around 3.7 kT and the 𝜎𝑢𝑠 of the control sample is
around 5.4 kT as shown in Fig. 3.1.1.

Fig. 3.1.1 Conductance curves of two MOS capacitors, where one is contaminated by
sodium
When this result was first obtained, this discovery was encouraging as it suggests
that the introduction of sodium can have an influence on the charge landscape of the
interface. The question to address next is if this added contaminant will play a part in
reducing the DIT. From the same data (Fig. 3.1.1) extracted using the AC conductance
technique, the DIT values can be extracted and plotted with respect to energy in the
bandgap.
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Fig. 3.1.2 Plot of DIT vs. Energy comparing sodium and control sample
From the plot in Fig. 3.1.2, there is not much disparity between the DIT of the
sodium sample and the control sample. In fact, the sodium sample is showing a slightly
higher DIT compared to control sample. This is consistent with the findings of Auburn
University [32] mentioned in chapter 2. At this point, it is safe to conclude that the high
mobility of sodium-contaminated SiC devices is not a result of a reduction in DIT at the
interface.
The next step is to perform mobility measurements. Mobility measurements can be
done by fabrication of MOSFETs. Details of the MOSFET fabrication steps are described
in the appendix B. The MOSFET's substrate was chosen to be p-type so that the Fermi level
lies close to the conduction band during inversion. The doping concentration of the top
epilayer is 9.39×1016 cm-3.
The plan was similar to the MOS capacitors. A thermal oxide of 50 nm was
grown and annealed in the similar manner as mentioned earlier. Then, sodium ions are
introduced into the sample. However, instead of boiling the samples in sodium chloride
solution, sodium ions are introduced into the oxide by ion implantation. The amount of
sodium ions introduced can be precisely controlled using ion implantation. The dose of
the sodium implant is 1013 cm-2, which is intentionally chosen to be comparable to the
interface state density. The energy used was 5 keV, a very low value to minimize damage
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to the oxide semiconductor interface. At that energy, the project range (RP) and straggle
(ΔRP) of sodium ions in SiO2 is 7.87 nm and 3.39 nm respectively. Therefore, RP +3ΔRP
is approximately 18 nm and is less than the 50 nm oxide thickness. This will ensure that
all the sodium ions can only be present within the oxide and not near the interface or into
the semiconductor.
IV measurements of the MOSFETs were conducted, and the field-effect mobility is
calculated by [46]
𝜇𝐹𝐸 =

𝐿

𝜕𝐼𝐷
𝐿𝑔𝑚
=
𝑊𝐶𝑜𝑥 𝑉𝐷𝑆 𝜕𝑉𝐺 𝑊𝐶𝑜𝑥 𝑉𝐷𝑆

The result is plotted on Fig. 3.1.3.

Fig. 3.1.3 Field effect mobility vs. gate voltage of the sodium sample

(3.1.1)
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The peak mobility in Fig. 3.1.3 ranges from 10 to 14 cm2/Vs. The reason that
there is a dispersion is likely to be due to series resistance from the source and the drain.
The small difference in mobility between L = 10 μm and L = 20 μm suggests that channel
resistance is the dominant resistance and the series resistances are small enough that the
extracted mobility from the 20 µm curve is fairly accurate. This mobility is very low
compared to typical value of 40 to 50 cm2/Vs of equivalent nitric oxide annealed
MOSFETs [10]. Hence, this experiment has failed to reproduce the high mobility
obtained by [24] and [34]. However, mobility is dependent on doping density [47]. Using
an epilayer doping of 1×1017 cm-3 will reduce the mobility, and may explain the low
values obtained in this experiment.
CV measurements on the MOSFETs are shown in Fig. 3.1.4

10 kHz
kHz
30 kHz
kHz
100 kHz
kHz
300 kHz
kHz
1 MHz

12.4
V

Fig. 3.1.4. CV measurements on a MOSFETs after Na+ contamination,
showcasing a classical hook and ledge anti-clockwise hysteresis
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Fig. 3.1.4 shows a distinct depletion hook that forms across all frequencies. This
phenomenon was reported previously in [48] [49] [50]. As the bias moves from
accumulation (−40 V) towards the depletion hook, empty states are pushed below the
Fermi level, but they remain empty due to the lack of minority carriers. The device
operation shifts towards inversion with increasing gate voltage. There is an electron rich
n+ region that can supply carriers to the device. However, at the beginning of the
depletion hook, there exists a barrier at the n+-p junction, and the device appears to go
into deep depletion. The barrier exist because of the recombination that occurs between
the junction, forming a depletion region that inhibits any carrier motion. Only at the
minima of the depletion hook does the barrier becomes sufficiently inverted and allows
electrons to flow into the gate area. This leads to a sudden drop in depletion width and an
increase in the measured capacitance value. From there on, the source and drain supply
minority carriers, leading to a ‘low frequency’ capacitance. The density of interface states
below the Fermi level at the onset of the hook can be estimated from the width of the
depletion hook as shown in
𝑁𝐼𝑇 ≅

∆𝑉𝐶𝑂𝑋
𝑞

(3.1.2)

where ∆𝑉 is the voltage shift due to width of the hook. From Fig. 3.1.4, that shift is
measured to be 12.4 V. Using (3.1.2), the NIT is calculated to be 6.58×1012 cm-2.
At this point, the conclusion is that damage due to ion implantation of sodium
may be responsible for compromising the quality of the interface. Instead of trying other
ways to introduce sodium ions into the interface, it is more practical to investigate the
percolation theory without involving sodium ions at all. The main reason is that sodium
ions are mobile, and they will introduce threshold voltage instability. This is an important
issue in power devices, as the operating conditions involve high temperatures and high
voltages. These conditions further encourage sodium ions [23] to be more mobile, thus
making the device more unpredictable.
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3.2 Reducing Variations in Surface Potential
In this section, the main question to address is how can the variation of surface
potential be reduced without the involvement of sodium ions. In chapter 2, it was made
clear that the relationship between σUS and σQ is dependent on the positioning of the
Fermi level. In a typical MOS device, the uS-VG relationship is only approximately linear
in the depletion region. The interface mobility is measured when there exists enough
inversion layer electrons to form a conducting path between the source and the drain. The
rate of thermal generation of carriers in SiC is very slow, and will not be able to supply
inversion electrons at room temperature. Inversion layer electrons typically come from
the n+ source. The density of electrons at any point under the gate is given by
𝑛𝑆 =

𝐶𝑂𝑋 (2Ѱ𝐹 − Ѱ𝑆,𝐷𝐷 )
𝑞

(3.2.1)

where ѰS,DD is the surface potential that would exist if no electrons were present. This
difference can be seen on Fig. 3.2.1 where the graph diverges into inversion and deep
depletion. To calculate the electron density, we have to know how much ѰS,DD varies
from place to place.

Fig. 3.2.1 Surface potential gate voltage relationship of a p-type MOS device
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The gate voltage equals the sum of the flat-band voltage, the voltage across the
oxide, and the potential across the semiconductor as shown in exact solution equation
[46] [51]
′

𝑉𝐺 = 𝑉𝐺 − 𝑉𝐹𝐵 =

𝑘𝑇
𝜀𝑠 𝑡𝑜𝑥 𝐹(𝜇𝑠 , 𝑢𝐹 )
[𝜇𝑠 + 𝑆𝑖𝑔(𝜇𝑠 )
]
𝑞
𝜀𝑜𝑥
𝐿𝐷

(3.2.2)

where
𝐹(𝑢𝑠 , 𝑢𝐹 ) = [𝑒 𝑢𝐹 (𝑒 −𝑢𝑠 + 𝑢𝑠 − 1) + 𝑒 𝑢𝐹 (𝑒 𝑢𝑠 − 𝑢𝑠 − 1)]0.5

(3.2.3)

LD is the intrinsic Debye length, tox is the oxide thickness, and 𝑢𝐹 is the normalized
semiconductor doping parameter.
Equation 3.2.2 can be approximated at depletion biases by
𝑉𝐺 − 𝑉𝐹𝐵 =

𝑘𝑇
𝑘𝑇
∗ 𝑢𝑠 + 𝑠𝑞𝑟𝑡 (2 ∗ 𝑉0 ∗
∗ 𝑢𝑠 )
𝑞
𝑞

(3.2.4)

The normalized surface potential at depletion biases can be written as

𝑢𝑠 =

𝑞
[𝑉 − 𝑉𝐹𝐵 + 𝑉0 − √𝑉02 + 2𝑉0 (𝑉𝐺 − 𝑉𝐹𝐵 )]
𝑘𝑇 𝐺

(3.2.5)

where V0 is

𝑡𝑜𝑥 2
𝑉0 = 𝑞𝑁𝐷 𝜀𝑠 ( )
𝜀𝑜𝑥

(3.2.6)

If the oxide is thin, V0 is small and (3.2.5) can be approximated into
𝑢𝑠 ≈

𝑞
[𝑉 − 𝑉𝐹𝐵 ]
𝑘𝑇 𝐺

(3.2.7)
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The flat-band voltage is made up of the metal semiconductor work function
difference MS and the charges at the interface QF.
𝑉𝐹𝐵 = 𝛷𝑀𝑆 −

𝑡𝑜𝑥 𝑄𝐹
𝜀𝑂𝑋

(3.2.8)

Substituting equation (3.2.8) into (3.2.7), the surface potential becomes
𝑢𝑠 =

𝑞
𝑡𝑜𝑥 𝑄𝐹
[𝑉𝐺 − (𝛷𝑀𝑆 −
)]
𝑘𝑇
𝜀𝑂𝑋

(3.2.9)

The variation of fixed charge will contribute to a variation of surface potential according
to
∆𝑢𝑠 =

𝑞𝑡𝑜𝑥
∆𝑄
𝑘𝑇𝜀𝑜𝑥 𝐹

(3.2.10)

It is important once again to restate that this direct correlation of variation of fixed
charge with variation of surface potential is only possible with a linear uS-VG relationship
which happens when the device is operating in depletion or deep depletion. Here, tox is
the proportionality constant for the equation. Therefore, for a given variation of fixed
charge, reducing oxide thickness will reduce the surface potential variations. In inversion,
the local electron density depends on the deep-depletion surface potential at that local
position as shown in (3.2.1)
To prove this, a MOS capacitor was fabricated with very thin oxide of 17 nm.
Using the AC conductance technique, the standard deviation of surface potential was
compared to a previously fabricated MOS capacitor with thicker oxide. The result is
shown in Fig. 3.2.2.
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Fig. 3.2.2 Comparison of standard deviation of surface potential on devices with two
different oxide thicknesses
From the result, the standard deviation of surface potential is not reduced for the
MOS capacitor with significantly thinner oxide. A reasonable explanation is that the time
constant dispersion may be caused by some other mechanism. And since the surface
potential variation extraction depends on the time constant dispersion, the apparent
surface variation extracted may not reflect the true value. As we pointed out in chapter 2,
the apparent variation in surface potential from the ac conductance technique can be
much smaller than the actual variation, as shown in Fig. 2.3.3. If this dispersion is
artificially small, it may be obscured by the dispersion due to the distribution of states
into the insulator, making the comparison in Fig. 3.2.2 meaningless. One possible
mechanism causing time constant dispersion could be a distribution of states spread into
the oxide with respect to distance.
If the state is situated a short distance in the oxide, the charge exchange between
these oxide states and the semiconductor is through tunneling. With increasing tunneling
distance, there will be an exponential reduction of the effective capture cross section [52].
𝜎𝑁 = 𝜎𝑁0 𝑒 −𝑘0 𝑥

(3.2.10)
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Since the time constant is related to effective capture cross section as pointed in (2.3.2),
the spread of oxide states will result in a spectrum of time constants. This increased
variation in time constant will further spread out the GP/ω vs. ω curve. The result is
shown in Fig. 3.2.3.

Fig. 3.2.3 Tunneling effects on apparent standard deviation of surface potential.
The result in Fig. 3.2.3 is plotted assuming a rectangular distribution of states into
the oxide out to a distance W. σQ refers to the standard deviation of fixed charges by units
of electron charge, and γ is the exponential slope factor of the capture cross section as
first mentioned in Fig. 2.3.1. σN(max) is the maximum value of capture cross section as a
function of uS. UFS is the position of Fermi level relative to midgap at the interface. More
details regarding this will be addressed in third section of chapter 5.
Using the MOS conductance technique, it is very challenging to extract the real
σus. It is usually masked with other mechanisms. However, even though the exact
numerical value of σus is not known, there is some indication (Fig. 3.1.1) that suggests
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the addition of sodium ions makes the interface charge landscape more uniform, which in
turn increases the interface mobility. The percolation model suggests that a reduction of
σus will increase interface mobility. Therefore, the best way to prove this is by fabricating
MOSFETs with identical interfaces but with different variation of surface potential
through having different oxide thickness. And from there, we will attempt to show that
the interface mobilities are a function oxide thickness.

3.3 Fabrication of MOSFETs with Various Oxide Thickness
This section address the fabrication of SiC MOSFETs and the strategy used to
build device with thin and thick oxide thickness. During the fabrication process, the focus
is on making sure that both MOSFETs of different oxide thickness have identical MOS
interfaces. One way to ensure that the MOS interfaces are identical is by making sure that
the interface formation happened under the same conditions. This means that both
samples have to go through an identical oxidation process under identical conditions in
the same oxidation chambers. The substrate doping of our samples is 9×1016 cm-3.
Just before the gate oxidation process, both samples went through an RCA clean
(details in appendix B) to ensure that the interfaces are as pristine as possible. Even
though the RCA clean is adopted from silicon technologies, it is regarded as the most
effective way to prepare the SiC interface before thermally growing oxide on it. Both
samples went through 30 mins of pyrogenic oxidation at 1100 ᵒC. Under this condition,
an oxide thickness of roughly 15 nm is expected to be grown. The next step is for both
samples to go through an NO post-oxidation anneal. The standard NO anneal process was
carried out for 120 mins at 1175ᵒC. For samples with significant oxide thickness (40 nm
or greater), the NO anneal will not significantly grow more oxide. However, it was
discovered that for thin oxides, there is a small amount of oxide growth. The final oxide
thickness is measured to be close to 20 nm for both samples. As far as the interface is
concerned, the final oxide is formed during the last oxidation step, which in this case is
the NO anneal. This means that the interface properties which includes the fixed charge,
interface density and border traps density will be determined by the final NO anneal step.
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Fig. 3.3.1 Cross section of the gate oxide growth between both thick and thin samples
The next step is to deposit 100 nm of oxide on one sample to form 120 nm total
oxide thickness, as illustrated in Fig. 3.3.1. This is done using chemical vapor deposition
(CVD). Deposited oxides are usually not used in SiC processes because they do not form
good interface with the SiC. However, since the deposited oxide will lie on top of a thin
layer of thermal oxide, there is no direct connection with the real interface. The
deposition is done at low temperature (LTO) to ensure that no impurities or damage is
done to the interface. Silane gas is used as the source gas, and the process was done at
400° C. The chemical reaction during LTO is given by
𝑆𝑖𝐻4 + 𝑂2 → 𝑆𝑖𝑂2 + 2𝐻2
The rest of the fabrication is then completed (details in appendix B). I-V
measurements were done and the mobility of both samples calculated using (3.1.1). The
result is plotted in Fig. 3.3.2.
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Fig. 3.3.2 The field-effect mobility measured from both thick and thin MOSFETs
The electric field (x-axis in Fig.3.3.2) is calculated by taking (VG – VT)/tOX. Within
the VT encapsulate 2F and VFB which factors in MS/q. The result is obtained from
MOSFETs with channel length of 140 μm. By using these long channel devices, the
channel resistance is large enough such that the series resistance of the source and drain
can be neglected in the extraction of mobility. Fig. 3.3.2 showed that the mobility of thin
oxide MOSFETs yielded a mobility value of 26 cm2/Vs . This is 70% higher than the
thick oxide MOSFETs which yielded a mobility value of 15 cm2/Vs. This results shows
that even though there is quantitative improvement in mobility for the thin sample, it is
not sufficient to prove that variation of surface potential is the main factor. The expected
mobility should be comparable to that obtained in the sodium enhanced oxidation
experiment where the mobility is >100 cm2/Vs.
Because of the inconclusive results, the mobility experiment was repeated. There
was concern regarding using both thermal and deposited oxide. Deposited oxides are
known to produce a lower-quality oxide with lower dielectric strength. Furthermore, the
tube used for deposited oxide is not maintained to be pristine. The presence of other
contaminants may be responsible for the low mobility observed.
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The repeat experiment is done in a different manner. The use of deposited oxide is
avoided, and all oxide is thermally grown. This is done by growing a 120 nm thick layer
of oxide on two samples, and then reducing the oxide thickness of one sample to 20 nm
using buffered oxide etch solution (BOE).
For calibration purposes, the oxide etch process was first tested using silicon
samples. Unlike SiC wafers, silicon is an opaque material that allows oxide thickness
measurements to be done using optical characterizations, which makes oxide thickness
measurements convenient. The optical measurement was done using Filmetrics F20
which can accurately measure film characteristics by reflecting light and then analyzing
this light over a range of wavelengths. The concentration of buffered oxide etch was
diluted at different concentrations to find the ideal concentration where the etching
process optimally be done. It was found that controlled etching can be done when it is
diluted 20 times with water, where the etching rate is 5.2 nm/min as shown in Fig. 3.3.3.

Fig. 3.3.3 Etch rate of diluted BOE solution tested with Filmetrics on silicon samples

55
This etch rate is then tested on a SiC sample. Performing the etch on a SiC sample
can verify if the etch rate is identical for oxides thermally grown on silicon and SiC.
Unlike silicon, a SiC substrate is transparent, making oxide thickness measurement using
optical interference methods very unreliable. A different way of measuring oxide
thickness on SiC was needed. This is done by protecting a section of the oxide with
photoresist and performing the oxide etch on the other section. Then, using atomic force
microscopy (AFM), the step height difference between the protected and etched section
can be quantified. This process is very tedious, and involved performing lithography at
every step. The result is as shown in Fig. 3.3.4.

Fig. 3.3.4 AFM scan of a step height (left) and etch rate of diluted BOE solution, tested
by AFM on SiC samples (right)
Surprisingly, there is a significant difference in etch rate between the silicon and
SiC samples. There are many possible reasons why this happens. The etching process is
done in different time intervals where the samples are dipped into the acid for different
duration. The frequency of quenching the acid off the sample can lead to inaccuracy, and
possibly play a big part in affecting etch rates. Because the etches were done on separate
days, it is possible that different batches of BOE were used, and the small difference in
concentration of BOE may be enough to cause a big difference in etch rates. To proceed,
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an estimate of 3 ~ 6 nm/min etch rate was assumed, and before MOSFETs were
fabricated, MOS capacitors were first fabricated to ensure that the oxide thickness is
acceptable.
To grow an oxide thickness of 100 nm, the samples were placed in a Protemp
oxidation tube, and oxide was grown using pyrogenic oxidation at 1100ᵒC for 24 hours.
This is then followed with a post-oxidation anneal with nitric oxide ambient at 1175ᵒC for
2 hours. According to data trends collected from our previous oxidations, these
conditions should have produced a 100 nm thermal oxide. MOS capacitors were created
to measure the thickness of oxidation. This is done by depositing 50 nm of nickel metal at
0.25 Å/s using e-beam evaporation. Gate metal liftoffs were then done to form MOS
capacitors to measure the thickness of the oxidation. This is to confirm that the oxide
thickness is sufficiently thick and this information is used to help calibrate the amount of
etching needed to thin the oxide of the experimental sample.
However, during the fabrication, it was realized that the oxidation process
mentioned above produced a large variation of oxide thickness even though the samples
were oxidized in the same oxidation tube at the same time. This variation of oxide
thickness is due to the temperature gradient within the oxidation tube. The sample
positioned deepest into the tube grew approximately 150 nm of oxide, while the one
positioned closest to the opening of the tube grew approximately 100 nm of oxide. A
temperature difference of around 40 °C is sufficient to cause that oxide thickness
difference. Within a sample, the variation of oxide thickness is as large as 30 nm. Careful
measurements of every sample is critical to ensure that none of them will have their oxide
completely etched away.
Leaving the control thick sample aside, the other samples have their oxide etched
using controlled wet etching. The variation of oxide thickness that exist even within the
same sample gives a window of opportunity to get many different devices with various
oxide thickness. 15 mins of wet etching was performed, and gate metal liftoffs were
conducted to ensure that the appropriate oxide thickness was obtained. From the
calibration, the wet etch should remove approximately 75 nm of oxide. This is a rather
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conservative etching process to ensure that there is a maximal number of devices with
oxide thickness sufficiently thick enough to operate reliably.
Two n-type MOS capacitors were oxidized along with the n-channel MOSFETs.
These MOS capacitors were intentionally chosen to be n-type to get information on DIT
close to the conduction band. One capacitor sample and one MOSFET sample were given
an identical wet etch of 15 mins in our diluted BOE solution. The gate oxide thickness is
151 nm for the control sample and 27 nm for the etched sample. The DIT results are
shown in Fig. 3.3.5 for the C−ψ technique and AC conductance technique.

Fig. 3.3.5 DIT profile of two samples with different oxide thickness using C−ψ technique
and AC conductance technique
The C−ψ technique [26] is a modification of the simultaneous Hi-Lo CV
technique. In the Hi-Lo technique, a high frequency signal (~100 kHz or 1MHz) is used
to capture the device response without any contribution from the interface traps.
However, in many cases [53], this frequency is not high enough to ignore all interface
trap response. The C−ψ technique is more accurate as it uses a theroretical curve to
replace the high frequency curve, which will eliminate any interface trap contribution.
However, with regard to low frequency response, it also shares the limitations of the HiLo simultaneous technique [53] for devices with potentially high σUS. There are slow

58
states deep in the bandgap that will not respond to the low frequency signal, and thus will
be a source of error when extracting DIT. Just like the Hi-Lo technique, the accuracy of
the data from C−ψ technique will be compromised deeper into the bandgap, and will
need elevated temperatures to for accurate data collection.
From Fig. 3.3.5, there is higher DIT for the thick gate oxide sample at energies
closer to the conduction band. When the Fermi level is deeper into the bandgap, the data
on the 21nm sample is very sparse and therefore, no conculsion can be made at that
region. It is worth noting that C−ψ technique very sensitive to the value of COX. A small
variation of COX of around one percent can cause the DIT profile near the conduction band
to adruptly curve up or down [54].
Fig. 3.3.5 also contains the DIT profile of the same devices using the AC
conductance technique. The data range in energy for each device is limited because the
data extraction is only possible when the peak of the conductance curve is visible. This
range can be extended using elevated temperature measurements, although it will run the
risk of creating interface traps during the heating process. Fig. 3.3.5 shows that there is
no significant difference in DIT for both samples with thick and thin gate oxide from
energy level EC-E = 0.2 eV towards midgap. At energy levels near the conduction band,
the DIT differs by almost an order of magnitude. This difference however may be due to
the assumed value of COX mentioned earlier.
Then, MOSFETs were fabricated on both thick and thin samples. The fabrication
details are available in Appendix B. The measured field-effect mobility is shown in Fig.
3.3.6.
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Fig. 3.3.6 The mobility data on the revised thick thin experiment
Fig. 3.3.6 shows that the mobility of both thick and thin MOSFETs are
comparable. The calculation for electric field is the same as that for Fig. 3.3.2. If the thick
and thin oxide MOSFETs have similar mobility, then it is likely that the mobility is not
being influenced by the variation in surface potential. In this experiment, many efforts are
placed to make sure that the interface is identical. Assuming both thick and thin samples
have the same variation of fixed charge, and since the impact of these fixed charge on the
surface potential landscape is determined by the oxide thickness, the thin oxide sample
should have a much lower variation in surface potential. If percolation effects are limiting
the mobility, a drastically lower variation in surface potential should translate into a much
higher interface mobility.
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3.4 Conclusion
At this point, the questions that arise from the original motivation to conduct this
experiment remains unanswered. The mechanics of the improved mobility due to sodium
ions remain a mystery. The percolation model has not yet been proven to be the right
model. The experiment involving different oxide thickness is designed to reduce the
effects of fixed charge variations which will directly correlate to a reduction in the
variation of surface potential. A significant reduction in surface potential should reduce
the percolation effects and improve the interface mobility. At the later stages of our work,
we discovered that there is evidence of body doping influencing the channel mobility
[47]. At a doping level of 2×1017 cm-3, it is unlikely that a high channel mobility can be
achieved. More on this will be further discussed in chapter 6.
On the second run, the mobility results showed almost no change between the
thick and thin samples. The second run involves oxidation that lasted 24 hours.
According to [55] which was published in 2015, long extended oxidation process is not
ideal as it will introduce more states onto the interface. This may be the reason why our
results from the initial run are better than that of the second run. More on this will also be
further discussed in chapter 6.
More efforts are needed to truly understand the impact of a varying charge
landscape at the interface on the interface mobility. SPM scans (as discussed in chapter 2)
are one of the ways to reliably measure and visualize the planar charge landscape of the
interface. However, this measurement is complicated to execute. In the course of our
experiment, we provided research groups at the Naval Research Laboratory and Sandia
National Laboratories with SiC MOS samples for scanning purposes, but no scan results
were received from either group.
Many questions still needed answering. These questions arise in part because the
limitations of the MOS characterization techniques are not widely understood when
applied to measurements of wide bandgap power devices. Many wide bandgap
researchers agree that different characterization results can only be compared if the same
characterization technique is used. This suggests that the understanding of the limitations
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of characterization techniques on wide bandgap materials is lacking, and should be given
more attention. The AC conductance technique is the only method that gives information
on the variation of surface potential, and as we will show in the next chapter, the
conductance technique is subject to errors due to nonlinear and energy dependent effects
that are prominent in both silicon and SiC devices.
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4 NONLINEAR AND ENERGY-DEPENDENT EFFECTS IN THE
MOS AC CONDUCTANCE TECHNIQUE

4.1

Introduction

Chapter 2 discussed the standard deviation of surface potential (σUS) and why this
parameter can result in a different form of scattering through percolation. The argument
was made that the σUS is severely underestimated as a result of exponentially decreasing
capture cross section (σN) towards the band edge, and the real σUS is potentially much
greater than that measured from the AC conductance technique. Devices with various σUS
were built by varying the oxide thickness, but the results were inconclusive. This work
has encouraged more investigation of the SiC MOS interface. One way this can be
accomplished is by examining the characterization techniques used. Most of the
conclusions that were drawn regarding σUS originate from AC conductance technique. In
1967, during the development of the AC conductance technique, Nicollian and
Goetzberger [1] made several assumptions. While most of these assumptions are
reasonable, some of the assumptions are not valid when measuring near the conduction
band in SiC, and incorporating them into the measurements can lead to errors in
extraction of parameters. We first became aware of these errors during our investigation
of US for the percolation model. In this chapter we will present a more accurate model
for the ac conductance, and use this model to investigate errors in the original
formulation of the conductance technique when applied to 4H-SiC.
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Fig. 4.1.1 A typical set of GP/ω vs. ω curves for 4H-SiC over six different biases very
close to flat band. All of the curves display signs of asymmetry, clearly visible at the
lower frequencies. Here the points are experimental data and the lines represent the best
fit using the Nicollian-Goetzberger equations.
When the AC conductance technique is used to characterize 4H-SiC MOS
capacitors, many of the results display a distinct asymmetry with a gentle low frequency
tail. An example is shown in Fig. 4.1.1. For many years this phenomena was dismissed
because it was believed to be caused by oxide traps that are close enough to the interface
to respond like interface traps. These oxide traps have smaller effective capture cross
sections because the means of exchanging charges is by tunneling through the insulator
as shown in (3.2.10). Hence, if there is a good fit in the rest of the frequency spectrum,
the data is still representative of the interface and is good enough to accurately determine
the parameters. Nicollian and Goetzberger made the assumption that there is no
contribution in the energy loss due to oxide traps. This is typically true for silicon
samples. However as mentioned in the first chapter, for 4H-SiC, given the complexity of
the SiC/SiO2 interface, there may be a strong presence of near interface oxide traps [15].
They will be examined in greater detail in chapter 5.
When using the AC conductance technique to characterize 4H-SiC samples, one
of the problems faced by many research groups is that it is difficult to find a clear peak in
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the Gp/ curves in the depletion region that can be used to fit the Nicollian Goetzberger
equation. The conductance response from the traps deeper in the midgap is small due to
lower interface trap density at that Fermi level. Therefore, deep in depletion region,
equipment/cable noise can drown out the response. In most cases, the peaks can only be
found when the bias is very close to flat band or even in the accumulation bias.
Nonetheless, obtaining data where the Fermi level is very close to the band edge is
desirable as many researchers are very interested in obtaining data on traps in that region.
However, one of the assumptions in the original paper is that analysis is limited to biases
in the depletion region. In this region the surface potential-gate voltage (uS-VG)
relationship is approximately linear as shown in Fig. 4.1.2 when the VG is away from VFB.
Details of the exact relationship will be addressed in the section 4.4.

Fig. 4.1.2 The surface potential gate voltage relationship in 4H-SiC for oxide thickness of
10nm and 40nm
The original Nicollian-Goetzberger model [25] utilizes a Gaussian distribution of
surface potential in the equation to account for statistical fluctuations arising from a
distribution of surface fixed charge. In this thesis, the distribution of surface fixed charge
is represented by (2.2.1). This is the primary cause of surface potential variations if the
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oxidation process is done in a controlled and clean manner that eliminates the presence of
ionized impurities and variations in oxide thickness. The Gaussian distribution of surface
potential model is an acceptable representation of the actual surface potential if the bias is
not close to flat band where the uS-VG relationship is non-linear. Hence, a Gaussian
distribution of interface charges can be mapped onto the linear uS-VG relationship to yield
a Gaussian distribution of surface potential. However, if the mean surface potential is
close to flat band, where the uS - VG relationship is nonlinear, the same distribution of
charges will result in a distribution of surface potential that is skewed. This is particularly
true for wide bandgap MOS-C like SiC where the variation of fixed charge is usually
higher than that of silicon [56] [57] [58]. When the technique is applied at biases close to
flat band, the surface potential distribution is no longer Gaussian and original model is no
longer valid.
Another concern is that the interface state density (DIT) in 4H-SiC has an
exponential dependence with energy [56] [59] [51] [60]. Fig. 4.1.3 is an example of a
collection of DIT plots vs. energy of various 4H-SiC samples. This dependence in energy
is also observed in silicon [42].
The area of the MOS capacitor is made up of patches of ‘local’ surface potential,
and together they make up a distribution of surface potential. However, in patches with a
more positive surface potential, the Fermi level is closer to the conduction band at the
surface, and the density of traps opposite the Fermi level is higher, as shown in Fig. 4.1.3.
Similarly, in patches with a less positive surface potential, the Fermi level is further from
the conduction band at the surface, and the density of traps opposite the Fermi level is
lower. And since traps closer to the band edge have a faster response and the traps away
from the band edge has a slower response, the combination of both these effects will lead
to the curve peaking at a higher frequency and being asymmetric.
Nicollian and Goetzberger assumed that interface state density varies only slowly
with energy [25]. The assumption that interface state parameters are slowly varying with
energy allows Nicollian and Goetzberger to bring these factors outside their integral. If
the assumption is not valid, as in case of 4H-SiC near the band edge, then their equations
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have to be modified and Dit(E) has to be moved inside the integral. The derivation will
be discussed in the next section.

Fig. 4.1.3 Examples of interface state densities of various SiC samples with respect to
energy.
Nicollian and Goetzberger also assumed that the capture cross section is not
strongly dependent on energy over large portion of the bandgap. This is an interesting
assumption as in their group's subsequent paper published in 1970 [42], they observed an
exponential decay of capture cross section as the Fermi level approaches the band edge,
as shown in the lower half of Fig. 4.1.4. This will discussed further in the subsequent
sections.
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Fig. 4.1.4 Plots of exponential dependence on energy for both standard deviation of
surface potential and interface state capture cross section [42]

4.2 Exact Model Derivations
In this section, the derivation of the exact model equations [37] [61] will be
explored and the formulation used in the gpwexact program to generate “experimental”
points to simulate real world characterization measurements. The exact derivation for the
original Nicollian-Goetzberger equation can be found in appendix A. To accurately
simulate real experimental data, it was taken into account that the fixed oxide charges in
the oxide-semiconductor plane are made up of elementary patches where each local patch
has a local surface potential due to the density of charges in the plane. To calculate the
parallel admittance for a given angular frequency in a patch, the equation [25]
𝑞 2 𝐷𝐼𝑇 𝑓0 (1 − 𝑓0 )
𝑌𝑆 = 𝑗𝜔
𝑘𝑇 1 + 𝑗𝜔 (𝑓0⁄
𝑐𝑁 𝑛𝑆 )

(4.2.1)

is used where 𝑗 = √−1, ω is the angular frequency of the ac voltage in sec-1, k is
Boltzmann’s constant in V-coul/ᵒK, T is the temperature in K, nS is the electron density
per unit volume, f0 is the equilibrium Fermi function, and cn is the trap capture for
electrons.
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The series capacitance can be written as
𝐶𝑆 (𝐸) =

𝑞2
𝐷 (𝐸)𝑓0 (1 − 𝑓0 )
𝑘𝑇 𝐼𝑇

(4.2.2)

and the time constant of states opposite the Fermi level is
𝜏=

𝑓0
𝑐𝑁 𝑛𝑆

(4.2.3)

Substituting these equations into equation (4.2.1),

𝑌𝑆 = 𝑗𝜔

𝐶𝑆 (𝐸)
1 + 𝑗𝜔𝜏

(4.2.4)

Separating the real and the imaginary components,
𝐺𝑃,𝑙𝑜𝑐𝑎𝑙 =

𝜔2 𝜏𝐶𝑆 (𝐸)
1 + 𝜔 2𝜏 2

(4.2.5)

𝐶𝐼𝑇,𝑙𝑜𝑐𝑎𝑙 =

𝐶𝑆 (𝐸)
1 + 𝜔2𝜏2

(4.2.6)

Then, these equations are integrated over the bandgap energy from EF - 5 kT to EF + 5 kT,
taking into account the energy dependence of interface states and capture cross section.
As shown in Fig. 4.2.1, the numerator in (4.2.1) is highly peaked within a few kT of EF.
This range is sufficient to fully capture the spread from the Fermi function.
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Fig. 4.2.1 Plot of the multiplication of the Fermi function showing that the numerator in
(4.2.1) is highly peaked with a few kT
𝐸𝐹 +5𝑘𝑇

𝐺𝑃 = ∫

𝐸𝐹 −5𝑘𝑇
𝐸𝐹 +5𝑘𝑇

𝐶𝐼𝑇 = ∫

𝐸𝐹 −5𝑘𝑇

𝜔2 𝐶𝑆 𝜏
𝑑𝐸
1 + 𝜔2𝜏2

(4.2.7)

𝐶𝑆
𝑑𝐸
1 + 𝜔2𝜏2

(4.2.8)

The surface potential is subject to statistical fluctuations arising mainly from a
random distribution of surface charge. This fluctuating surface potential causes a
dispersion of interface state time constants. A Gaussian probability density function for
surface potential uS is not assumed. Instead, a Gaussian probability density function for
fixed charge QF is used, having standard deviation Q and mean value ̅̅̅̅
𝑄𝐹 , and this
distribution is mapped onto a non-Gaussian probability distribution function for uS using
the exact uS – VG relationship [62]
𝑃(𝑄𝐹 ) =

1

(𝑄𝐹 − ̅̅̅̅
𝑄𝐹 )2
exp[
]
2𝜎𝑄2
2

√2𝜋𝜎𝑄

(4.2.9)
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(𝑉𝐺 − ̅̅̅̅̅
𝑉𝐹𝐵 ) =

𝑘𝑇
𝜀𝑆
𝑄𝐹 (𝑙𝑜𝑐𝑎𝑙) − ̅̅̅̅
𝑄𝐹
𝐹(𝑢𝑆 , 𝑢𝐹 )] − [
]
[𝑢𝑆 + 𝑆𝑖𝑔𝑛(𝑢𝑆 )
𝑞
𝐶𝑂𝑋 𝐿𝐷
𝐶𝑂𝑋
𝑄𝐼𝑇 (𝑢𝑆 , 𝑢𝐹 ) − 𝑄𝐼𝑇 (0, 𝑢𝐹 )
−[
]
𝐶𝑂𝑋

(4.2.10)

where uF is the doping parameter and LD is the intrinsic Debye length, VFB is the flat-band
voltage, QF is the interface fixed charge, QIT is the interface trapped charge, and COX is the
oxide capacitance. The average flat-band voltage is calculated by
𝛷𝑀𝑆 ̅̅̅̅
𝑄𝐹 𝑄𝐼𝑇 (0, 𝑢𝐹 )
−
−
𝑞
𝐶𝑂𝑋
𝐶𝑂𝑋

̅̅̅̅̅
𝑉𝐹𝐵 =

(4.2.11)

and F(uS,uF) is the field function given by
1

𝐹(𝑢𝑆 , 𝑢𝐹 ) = [𝑒 𝑢𝐹 (𝑒 −𝑢𝑆 + 𝑢𝑆 − 1) + 𝑒 −𝑢𝐹 (𝑒 𝑢𝑆 − 𝑢𝑆 − 1)]2

(4.2.12)

This exact relationship includes the spreading effect of charge in the interface
states in each patch though the last term of (4.2.10). (4.2.7) and (4.2.8) are both integrated
over fixed charge from ̅̅̅̅
𝑄𝐹 − 3𝜎𝑄 to ̅̅̅̅
𝑄𝐹 + 3𝜎𝑄 . The fixed charge distribution is given in
(4.2.9).
̅̅̅̅
𝑢𝑆 (𝑄
𝐸𝐹 +5𝑘𝑇
𝐹 +3𝜎𝑄 )
𝐺𝑃 (𝜔)
𝜔𝜏𝐶𝑆 (𝐸)
= ∫
∫
𝑑𝐸 𝑃′(𝑢𝑆 )𝑑 𝑢𝑆
2 2
𝜔
̅̅̅̅
𝑢𝑆 (𝑄
𝐸𝐹 −5𝑘𝑇 1 + 𝜔 𝜏
𝐹 −3𝜎𝑄 )

̅̅̅̅
𝑢𝑆 (𝑄
𝐹 +3𝜎𝑄 )

𝐶𝐼𝑇 (𝜔) = ∫

̅̅̅̅
𝑢𝑆 (𝑄
𝐹 −3𝜎𝑄 )

𝐸𝐹 +5𝑘𝑇

∫

𝐸𝐹 −5𝑘𝑇

𝐶𝑆 (𝐸)
𝑑𝐸 𝑃′(𝑢𝑆 )𝑑 𝑢𝑆
1 + 𝜔2𝜏2

(4.2.13)

(4.2.14)

where 𝑃′(𝑢𝑆 ) is the distribution of surface potential obtained through mapping the
distribution of fixed charge onto the exact uS-VG relationship using (4.2.10).
In the gpwexact program, the first step is to calculate the interface trap charges at
flat band 𝑄𝐼𝑇 (0, 𝑢𝐹 ). Calculations are done assuming that interface traps in the upper half
of the bandgap are acceptor-like and those in the bottom half of the bandgap are donorlike [63] [64] [65]. Using this information, the average flat-band voltage is calculated by

71
using (4.2.11) assuming there are no mobile charges. With (4.2.10), the table of surface
potential uS vs. VG-VFB is calculated as shown in Fig. 4.1.2. The integrals in (4.2.13) and
(4.2.14) are evaluated as follows. A particular frequency ω is first selected. At that
̅̅̅̅
̅̅̅̅
frequency, the fixed charge is stepped from 𝑄
𝐹 − 3𝜎𝑄 to 𝑄𝐹 + 3𝜎𝑄 . At each QF, the
energy is stepped from 𝐸𝐹 − 5𝑘𝑇 to 𝐸𝐹 + 5𝑘𝑇 to solve for energy integrals. That is then
multiplied by the weighting function 𝑃′(𝑢𝑆 )to calculate the integrand. The summation of
the integrands give (4.2.13) and (4.2.14) for that particular frequency. This is repeated for
the range of desired frequency to form the GP/ω vs. ω and CIT vs. ω plot. At this stage,
there is an option to include a capture cross section reduction factor exp(−2𝑘0 𝑥𝑡𝑢𝑛𝑛𝑒𝑙 )
for the effects of oxide traps [66] where the capture cross section will be
𝜎𝑁𝑇 = 𝜎𝑁 exp(−2𝑘0 𝑊)

(4.2.15)

where W is the distance of the oxide trap from the interface. To account for tunneling
distance, it would require the integration of (4.2.13) and (4.2.14) over W, making the final
equations triple integrals.

4.3 Method of Error Determination
The first step in investigating the errors in the conductance technique is to
establish a set of predetermined parameters. The critical comparison parameters are
DIT(E) and σN as functions of energy with respect to the band edge (EC-E). Besides that,
the oxide thickness, density of fixed charge, and standard deviation of fixed charge are
also decided. These three parameters are important for the determination of the exact uSVG relationship.
As mentioned earlier, the exact relationship is important. A Gaussian distribution
of fixed charge is assumed, and it will be mapped onto the exact uS-VG relationship to get
the distribution of surface potential. That way, the effect of non-linear uS-VG relationship
on biases close to the flat band will be taken into consideration. Both the non-linear uS-VG
relationship and the exponentially increasing DIT with energy will cause the distribution
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of surface potential to be skewed. The last term of the exact uS-VG equation (4.2.10)
accounts for the spreading due to the change in interface trapped charge QIT between the
flat band and the bias point. The exact surface potential distribution along with DIT(E)
and σN(E) are inserted into the exact model program to generate a set of GP/ω vs. ω and
CIT vs. ω data points. The GP/ curve is then regarded as experimental data, and analyzed
using the original Nicollian-Goetzberger equations to determine an apparent DIT and
apparent N. These are then compared to the actual, predetermined DIT and N assumed
in the exact modeling program. This allows us to evaluate the errors introduced by
Nicollian and Goetzberger's assumptions of a depletion region bias point and interface
state parameters that are slowly varying functions of energy.
In performing the Nicollian-Goetzberger analysis, it is important to obtain the
accurate mean surface potential u̅S at a given bias. The method used is the procedure of
Dueling, Klausmann, and Goetzberger [59]. For a given Fermi level position, the
depletion capacitance is given by the following equation.
𝐶𝐷 = 𝑆𝑖𝑔𝑛(𝑢𝑆 )

𝜀𝑆 𝑒 𝑢𝐹 (1 − 𝑒 −𝑢𝑆 ) + 𝑒 −𝑢𝐹 (𝑒 𝑢𝑆 − 1)
2𝐿𝐷
𝐹(𝑢𝑆 , 𝑢𝐹 )

(4.3.1)

where LD is the intrinsic Debye length. The Debye length is the shielding distance of
charge, defined as roughly the distance needed for the electric field of a charge to fall off
by a factor of 1/e. It is given by
𝐾𝑆 𝜀0 𝑘𝑇
𝐿𝐷 = √ 2
2𝑞 𝑛𝑖

(4.3.2)

Then using the predetermined parameters, the interface state capacitance CIT(ω) is
generated using (4.2.14). The parallel combination of the depletion capacitance from
(4.3.1) and the interface state capacitance from (4.2.14) is calculated, and this CP(ω) is
regarded as experimental data along with the GP/ω curve from (4.2.7).
By fitting the "experimental" GP/ω data using the original Nicollian-Goetzberger
equation (A.6 and A.7 found in Appendix A), a set of apparent parameters DIT, N and

US are extracted at each bias. These are used to generate a plot of apparent CIT(ω) vs. ω
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at each bias using original Nicollian-Goetzberger equation for CIT. This is subtracted
from the "experimental" CP(ω) at each bias to obtain an apparent CD. Using (4.3.1), the
apparent surface potential is calculated and converted to an apparent Fermi level position.
The errors in the Fermi level position determined using the Dueling, Klausmann and
Goetzberger procedure will be discussed in a future section. The entire error
determination process is illustrated in Fig. 4.3.1.

Fig. 4.3.1 Flow chart of the complete error determination process
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4.4 Effects of non-linear uS-VG relationship
The non-linear uS-VG relationship shown in Fig. 4.4.1 is for a 4H-SiC MOS
capacitor with a uniform distribution of interface states DIT across the bandgap. A
uniform DIT as a function of energy is intentionally used, as the effects of an exponential
energy dependent DIT will be discussed in section 4.5. Fig. 4.4.1 represents an n-type
MOS-C with 40 nm oxide thickness, a doping of 2×1016 cm-3, DIT of 5×1011 eV-1 cm-2
and a variation of fixed charge per electron charge of 2×1011 cm-2. Two different biases in
the depletion region were plotted. At each bias, the average surface potential is
calculated. This value is then converted into the average VG-VFB using (4.2.10). The
distribution in (VG - VFB) due to the distribution of surface fixed charges is then plotted on
the x-axis using (4.2.9), (4.2.10), and (4.2.11). This distribution is then reflected through
the nonlinear uS - VG relationship to form the surface potential distribution on the y-axis
using [67]. The green curve plots the spread of effective gate voltage due to variation of
fixed charge (x-axis) and variation of surface potential (y-axis) at energy level 0.2 eV
from the band edge, while the blue curve plots the equivalent data at energy level 0.8 eV.
The flat band voltage is at 0.176 V.

Fig. 4.4.1 Projection of a Gaussian fixed charge distribution on the nonlinear uS-VG
relationship for a 4H-SiC MOS capacitor at two biases.
From Fig. 4.4.1, it is observed that the translation from fixed charge to surface
potential is not linear outside of the depletion region. Here, the emphasis is not whether
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the bias is in depletion, rather how much of the surface potential distribution lies outside
of the depletion or ‘linear’ region. Even though the average surface potential at both
biases is in the depletion region, almost half of the distribution for EC-E = 0.2 eV lies
outside of the linear region, leading the distribution of surface potential to become
sharper and non-Gaussian. In the case for EC-E = 0.8 eV, the entirety of the distribution
lies within the linear region, therefore the resulting distribution of surface potential
remains Gaussian and the original equation will characterize the result with good
accuracy. The impact on the distribution of surface potential will directly translate to the
resulting conductance curves as shown in Fig. 4.4.2.

Fig. 4.4.2 Conduction curves at different biases
Now, let’s examine the effects of a non-linear uS-VG relationship on the
conductance method. The interface state density is assumed uniform with
DIT = 5 ×1011 cm-2 eV-1 and the capture cross section is assumed uniform with a value of
1×10-20 cm-2. Using a program that implements the exact model, as discussed in section
4.2, three plots are generated at three different energy levels, EC-E = 0.2 eV, 0.5 eV and
0.8 eV. Using a fitting program, plots are then fit with the original Nicollian-Goetzberger
model. From the fits, the apparent parameters are extracted and compared to the
predetermined parameters. To make sure the comparison is fair and representative of
actual measurements, the fits are conducted with more focus on the points closest to the
peak. And since in a typical experimental environment, the window of frequency is
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around 3-4 orders of magnitude, the fits are examined based on the frequency window
around the peak. The result is as shown in Fig. 4.4.3.

Fig. 4.4.3 Exact model conductance curves at various Fermi levels with their respective
fits using the original Nicollian-Goetzberger equation at oxide thickness of 40 nm
From the figure, there is an obvious difference in peak height among all three data
sets. This should not be the case, since the interface state density opposite the Fermi level
is the same for all bias points. As the bias approaches the flat band voltage, the uS
distribution becomes pinned in energy by the nonlinear uS-VG relationship, which
prevents the GP/ω curves from progressing towards higher frequencies. Therefore, the
trap response are all accumulated under a smaller range of frequencies, leading to an
increase in peak height as observed in the data for EC-E = 0.2 eV. This increase in peak
height may not correlate to a higher extracted DIT value, as the width of the curve is
significantly more narrow. This will impact the apparent standard deviation of surface
potential (σUS). This will discussed in more details in chapter 5. The data for EC-E
= 0.5 eV is less affected by the non-linear uS-VG relationship, but there is a hint of
increase in peak height observed as compared to the EC-E = 0.8 eV data. Secondly, it is
observed that as the curves approaches flat band bias, they become more asymmetrical.
This effect is also a byproduct of the non-linear uS-VG relationship. It becomes difficult to
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fit with the Nicollian-Goetzberger equation, as their equation uses a symmetrical uS
Gaussian distribution to plot the curve. The generated data for EC-E = 0.8 eV is almost a
perfect fit, as it is far away from flat band while EC-E = 0.2 eV equivalent is only fitting
right at the top of the peak. Poor fits will be another source of error when extracting
apparent parameters.

Fig. 4.4.4 The distribution of fixed charge resulting in distinctly different distribution of
surface potential for two different oxide thickness
If an thinner oxide of 10 nm is used, it can be shown that the effects of the nonlinear uS-VG relationship are minimized. This is illustrated in Fig. 4.4.4 for EC - EF = 0.2 eV.
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Fig. 4.4.5 Exact model conductance curves at various Fermi levels with their respective
fits using the original Nicollian-Goetzberger equation at oxide thickness of 10 nm
According to (4.2.10), the influence of the variation of fixed charges is minimized
with increasing oxide capacitance. Therefore, thinning the oxide will lead to a smaller
spread in VG-VFB, as it is proportional to the oxide thickness. For sufficiently thin oxides,
the effects described are reduced, although they are not eliminated. From Fig. 4.4.5, it is
obvious that the peak height of the curve for EC-E = 0.2 eV is still noticeably higher than
the rest. In terms of symmetry, there is a slight deviation of fits on that same curve. The
other two curves from energy levels closer to midgap have almost perfect fit with the
original equation.
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Fig. 4.4.6 Exact model conductance curves at various Fermi levels with their respective
fits using the original Nicollian-Goetzberger equation at oxide thickness of 150 nm
For thick oxides, the reverse is true, as the errors are amplified. Here, there is
significant asymmetry for the data set at EC-E = 0.2 eV, with good fits for around two
orders of magnitude in frequency around the peak. The fits become progressively better as
the Fermi level goes deeper into the midgap. The difference in peak heights is also
amplified, just like the data points for tOX = 40 nm.
The comparison between the predetermined DIT and the apparent DIT is shown in
table 4.4.1. The error due to the non-linear uS-VG relationship is larger for EC-E = 0.2 eV,
as it lies close to flat-band voltage where the relationship becomes distinctly non-linear.
One of the reasons for this is that the curve close to flat band becomes asymmetric, and it
is a poor representation of the original Nicollian-Goetzberger equation. The error is in
double digits at this Fermi level for both tOX of 40 nm and 150 nm. In general, as the tOX
increases, the percentage error in DIT increases along with it.
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Table 4.4.1: The interface state densities comparison between the actual parameters and
the apparent parameters for various oxide thickness at three different Fermi levels.
tOX

10 nm

40 nm

150 nm

Apparent DIT

Actual DIT

(eV-1 cm-2)

(eV-1 cm-2)

0.2

4.96×1011

5×1011

-0.88%

0.5

4.97×1011

5×1011

-0.69%

0.8

4.96×1011

5×1011

-0.84%

0.2

4.44×1011

5×1011

-11.28%

0.5

4.99×1011

5×1011

-0.28%

0.8

5.02×1011

5×1011

+0.49%

0.2

4.00×1011

5×1011

-20.03%

0.5

5.21×1011

5×1011

+4.11%

0.8

5.04×1011

5×1011

+0.85%

EC-E (eV)

DIT Error
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Table 4.4.2: The capture cross section comparison between the actual parameters and the
apparent parameters for various oxide thickness at three different Fermi levels.
tOX

10nm

40nm

150nm

Apparent σN

Actual σN

(cm2)

(cm2)

0.2

1.20×10-20

1×10-20

-19.73%

0.5

9.96×10-21

1×10-20

+0.39%

0.8

1.03×10-20

1×10-20

-2.97%

0.2

2.40×10-20

1×10-20

-140.18%

0.5

1.42×10-20

1×10-20

-41.67%

0.8

1.07×10-20

1×10-20

-6.75%

0.2

3.61×10-20

1×10-20

-261.11%

0.5

2.41×10-20

1×10-20

-141.04%

0.8

1.76×10-20

1×10-20

-76.06%

EC-E (eV)

σN Error

The comparison between the predetermined σN and the apparent σN is shown in
table 4.4.2. The percentage errors are much larger compared to DIT. However, the trend of
the errors are very similar. The biggest disparities happened close to the flat-band voltage
at EC-E = 0.2 eV. And with progressively increasing tOX, the percentage errors of σN
increases with it.
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4.5 Effects of exponentially energy dependent DIT
As mentioned in the previous sections, the assumption that the interface state
parameters vary slowly with energy is inaccurate. This is particularly true near the band
edge in real semiconductors, where DIT is often increasing exponentially with energy.
This phenomenon is found in all MOS interfaces, including both silicon and 4H-SiC. We
will look at the effects of an exponentially increasing DIT with energy on the conductance
method. The DIT can be represented as
𝐷𝐼𝑇 (𝐸) ≈ 𝐷𝐼𝑇 (𝐸𝐶 ) exp[−𝛼(𝐸𝐶 − 𝐸)]

(4.5.1)

where DIT(EC) is the interface state density at the conduction band and α is the
exponential slope factor. An α of 8 eV-1 is used, where it is consistent with many
experimental measurements on both silicon [42] and 4H-SiC [56] [59] [51] [60]. To show
the impact of an exponentially increasing DIT on the data points, two conductance curves
were generated with the exact model program, one with α = 0 and the other with α =
8 eV-1, as shown in the inset in Fig. 4.5.1. The Fermi level was placed deep in the
bandgap at EC - E = 1.3 eV to avoid non-linear uS-VG effects near the flat-band voltage,
and this deep Fermi level position leads to artificially low frequencies. At this energy
level, the DIT opposite the Fermi level is 1.52×108 eV-1 cm-2 for both cases. At a glance, it
is noticed that the data set with exponentially increasing DIT has a much higher peak and
a higher peak frequency. The difference in peak height and peak frequency correspond to
the errors in apparent DIT and σN respectively.
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Fig. 4.5.1 Illustration of the impact of an exponentially increasing interface state density
with respect to energy
Just like the previous section, the same fitting program is used to fit the plots with
the original Nicollian-Goetzberger model. And again from the fits, the apparent
parameters are extracted and compared to the predetermined parameters. The fits are
conducted with more focus on the points closest to the peak. And as discussed earlier, the
window of frequency of around 3-4 orders of magnitude centered on the peak GP/ is the
focus where the fits in that region are deemed good. The result for tOX of 40 nm is as
shown in Fig. 4.5.2.
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Fig. 4.5.2 Plot of two generated conductance curves showing the comparison between
uniform and exponential energy dependence DIT at tOX = 40 nm
In Fig. 4.5.2, the differences in the two data sets are very obvious. The data set
with α = 8 eV-1 is peaking almost ten orders of magnitude higher in frequency, and the
peak height is around an order of magnitude higher. The exponential data set is more
asymmetrical, and it is more difficult to fit with the original Nicollian-Goetzberger
equation.
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Fig. 4.5.3 Distribution of fixed charge resulting in distinctly different distribution of
surface potential for two different oxide thickness. (Secondary y-axis): Weighted
probability density function DIT(E)  P(uS) normalized to unity peak height for two
different oxide thicknesses.
The errors due to an energy-dependent DIT(E) increase with oxide thickness. The
right-hand axis of Fig. 4.5.3 shows the weighted probability distribution functions for
samples with an exponential DIT [DIT(EC) = 5×1012 eV-1 cm-2, α = 8.0 eV-1] and oxide
thicknesses of 10 and 40 nm. DIT(E)  P(uS) indicates the relative contributions to the
conductance as a function of bandgap energy. The left-hand axis shows the un-weighted
distributions. For an oxide thickness of 10 nm, the shift in energy of the peak
contribution due to the exponential DIT is small (A-A), but for a 40 nm oxide the peak
contribution energy moves much closer to the conduction band (B-B). Since DIT is
exponentially larger here, the conductance overestimates the DIT opposite the Fermi level.
Since regions under the gate where the Fermi level is closer to the conduction band have
higher electron densities and shorter time constants, the extracted capture cross sections
also overestimate the cross sections opposite the average Fermi level. These effects are
apparent in the GP/ curves of Fig. 4.5.2, and will be quantified in the next section.

86

Fig. 4.5.4 Plot of two generated conductance curves showing the comparison between
uniform and exponential energy dependence DIT at tOX = 10 nm
Here, the impact of exponentially increasing DIT is compared on an oxide of
10 nm. Fig. 4.5.4 reveals that for the same conditions, the difference in peak height is
significantly reduced. On top of that, the difference in peak frequency is greatly reduced.
This will lead to less error when extracting apparent parameters using the NicollianGoetzberger equation. Also, the equation fits really well on both curves with only a slight
divergence observed in the higher frequencies of the curve with exponential DIT.

87

Fig. 4.5.5 Plot of two generated conductance curves showing the comparison between
uniform and exponential energy dependence DIT at tOX = 150 nm
For an oxide thickness of 150 nm, the impact of an exponentially increasing DIT is
amplified. Fig. 4.5.5 reveals that the difference in both peak height and peak frequency of
the curves are very large. The Nicollian-Goetzberger fit to the curve with exponential DIT
is poor, with only good fits around the peak. Because of the thick oxide, the width of the
curve with uniform DIT is so wide that our fitting program is unable to perform a
reasonable fit to it.
The comparison between the predetermined DIT and the apparent DIT is shown in
table 4.5.1. For an α= 0 eV-1, the error is relatively small, to the point where they are
almost negligible. However, for an α= 8 eV-1, the error increases with increasing oxide
thickness.
The comparison between the predetermined σN and the apparent σN is shown in
table 4.5.2. The impact of an energy-dependent DIT on σN is more profound. The errors
for α= 0 eV-1 are less than an order of magnitude. The errors for α= 8 eV-1 are very large,
with the 10 nm data being one order of magnitude off and the 150 nm data being 15
orders of magnitude off.
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Table 4.5.1: The interface state density comparison between the actual parameters and the
apparent parameters for uniform and energy dependent DIT at EC - E = 1.3 eV

α (eV-1)

0

8

Apparent DIT

Actual DIT

tOX (nm)

(eV-1 cm-2)

(eV-1 cm-2)

DIT % Error

10

1.46×108

1.48×108

-1.45%

40

1.46×108

1.48×108

-1.47%

150

-

1.48×108

-

10

1.96×108

1.48×108

+32.28%

40

1.08×109

1.48×108

+626.98%

150

1.03×1010

1.48×108

+6857.38%

Table 4.5.2: The capture cross section comparison between the actual parameters and the
apparent parameters for uniform and energy dependent DIT at EC - E = 1.3 eV

α (eV-1)

0

8

Apparent σN

Actual σN

σN Magnitude

tOX (nm)

(cm2)

(cm2)

Error (cm2)

10

1×10-20

1×10-20

+4.05E-03

40

1.40×10-20

1×10-20

+3.98E-01

150

-

1×10-20

-

10

1.26×10-19

1×10-20

+1.16E+01

40

3.69×10-12

1×10-20

+3.69E+08

150

9.45×10-5

1×10-20

+9.45E+15
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4.6 Combined Effects
To investigate the combined effects of a non-linear uS-VG relationship and an
energy-dependent DIT(E), we assumed an exponential DIT(E) with DIT(EC) = 5×1012 eV-1
cm-2 and α = 8.0 eV-1. The capture cross section σN is held constant at 1×10-20 cm2,
independent of energy. (4.2.13) and (4.2.14) are used to generate theoretical GP/ ()
and CIT() curves for EC – E from 0.2 to 0.8 eV and oxide thickness of 10, 40 and 150
nm. The apparent DIT and σN are obtained by fitting using the Nicollian-Goetzberger
equations. In many situations, the low frequency tail of the theoretical GP/ω vs. ω curve
is broader than can be matched by the Nicollian-Goetzberger equations, as shown in Fig.
4.6.1. This situation is often observed in experimental data on SiC.

Fig. 4.6.1 Example of one attempt to fit the generated exact model data with the
Nicollian-Goetzberger equation
Accurate determination of the mean surface potential is crucial for correct
interpretation of DIT data. Fig. 4.6.2 shows the apparent Fermi level potential determined
using the Dueling, Klausmann and Goetzberger procedure [59]. The error determination
process is also explained in section 4.3 and depicted in Fig. 4.3.1. The errors are small for
all oxide thicknesses, provided that the depletion capacitance is extracted in a frequency
range where the Nicollian-Goetzberger equations provide a close fit to the experimental
GP/ data. In this study we have focused on an n-type 4H-SiC MOS capacitor, but our
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results apply to both doping polarities and to MOS interfaces on other semiconductors,
including silicon.

Fig. 4.6.2 Comparison between predetermined and apparent values of Fermi level
position
The errors in DIT become more prominent as the Fermi energy moves further away from
the band edge, as indicated in Fig. 4.6.3a. The weighting factor represented by the
product of interface state density times the distribution function for surface potential is no
longer centered at the mean surface potential, but shifted closer to the band edge, as
illustrated in Fig. 4.5.3 for an exponential DIT. When analyzed using the original
Nicollian-Goetzberger equations, this leads to an overestimation of DIT because most of
the response is coming from states with energies closer to the band edge where their
density is larger. However, as the Fermi energy approaches the band edge, the non-linear
effects discussed in section 4.4 become increasingly dominant. These effects results in a
smaller variation of uS, as shown in Fig. 4.4.1, leading to a reduction in the effects of the
rapidly varying DIT. A surface potential variation reduction leads to a less asymmetrical
conductance curve, making the standard Nicollian-Goetzberger curve a better
representation of the simulated data. The effect of a rapidly increasing DIT with energy is
a shifting of the peak conductance towards higher frequency, while the effect of the nonlinear uS-VG relationship prevents the peak from moving to higher frequency as the Fermi
level moves towards EC. This results in conductance curves peaking in a limited
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frequency range, despite the Fermi level being at different energies. This means that the
time constants stop decreasing, and approach a constant. Since ns is increasing
exponentially as EF moves closer to EC, we erroneously conclude that σN must be
exponentially decreasing toward the band edge.
This exponentially increasing apparent σN has been observed in both silicon [42]
and 4H-SiC [68] [36] [69] MOS capacitors, but it has been shown that it can be an
artifact of assumptions inherent in the Nicollian-Goetzberger analysis. In chapter 2, we
claimed that the capture cross section is exponentially increasing, leading to an
underestimated variation of surface potential. This claim is now challenged. This new
understanding will require us to reformulate and re-evaluate the percolation model for
conduction in n-channel MOSFETs near threshold.

Fig. 4.6.3a Errors in apparent extracted DIT with respect to energy for various oxide
thickness
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Fig. 4.6.3b Errors in apparent extracted σN with respect to energy for various oxide
thickness
The effects of increasing oxide thickness on the errors in DIT and N are depicted
in Fig. 4.6.3a and Fig. 4.6.3b respectively. Comparing Figs. 4.5.2, 4.5.4 and 4.5.5, there is
strong evidence that given an exponential energy dependent DIT, a thicker oxide will shift
the peak frequency more aggressively towards high frequency. The reasoning behind it
can be explained by using Also, from both the uS-VG relationships shown in Fig. 4.1.2, a
thin oxide’s non-linearity is more pronounced close to flat-band. For a thicker oxide, the
COX is smaller. From (4.2.10), the spread in VFB is proportional to the spread of QF/COX.
A smaller COX will increase the spread in VFB, leading to a larger errors. With these two
observations, it is expected that a thick oxide will amplify the errors, leading to more
asymmetric GP/ curves that will further increase the errors.
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5. FURTHER DISCUSSION OF NON-LINEAR AND ENERGYDEPENDENT EFFECTS IN THE MOS AC CONDUCTANCE
TECHNIQUE

5.1 Capture cross section’s exponential dependence on energy is an artifact of
characterization analysis
Chapter 4 ended with more questions regarding the exponentially decreasing
capture cross section that have been reported in both silicon [1] and 4H-SiC [2] [3] [4]
MOS capacitors. It is likely that the energy dependence is a product of assumptions
inherent in the original Nicollian-Goetzberger analysis. In this section, the capture cross
section slope factor γ will be included in the predetermined input parameters in the exact
model program to get a better understanding of its effects on the generated conductance
curves. The work from chapter 4 suggested that under the default DIT profile where
DIT(EC) = 5×1012 eV-1 cm-2 and α = 8.0 eV-1¸ a 40 nm oxide thickness with a uniform
capture cross section of 1×10-20 cm2 will result in a set of extracted σN with an
exponential slope factor γ = 0.57. In this section, a set of σN data with an existing
exponential capture cross section is inserted into the exact model program as
predetermined parameters. Given a pre-existing γ value, the impact it has on the final
resulting capture cross section after analyzing with the Nicollian- Goetzberger technique
will be investigated.
Two sets of predetermined σN data were chosen to have γ = 0.75 and −0.75
respectively. γ values from 0.7 ~ 1.0 are very typical values [3] reported by many groups,
and a value of 0.75 is a good representation of actual data extracted from the AC
conductance technique. γ = −0.75 is not a typically observed γ value and there is no
evidence in the literature that inferred an exponentially increasing σN towards the band
edge. It will be used purely to quantify the impact it has on the curve and provide a better
understanding of the behavior of the AC conductance technique due to a σN dependence
on energy. The rest of the parameters remained the same, with the default DIT(E) profile.
The values of σN with respect to energy are set up such that they converge at 1×10-20 cm2
at energy level EC-E = 0.1 eV, as shown in Fig. 5.1.2. The reason for this setup is because
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in chapter 4 it was found that the errors in σN due to the Nicollian Goetzberger analysis
were small close to the band edge. Therefore, EC−E = 0.1 eV, which is an energy level
reasonably close to the band edge, was chosen to be the reference point about which the
rest of the data will be plotted based on their respective γ values. Energy values ranging
from 0.1 eV to 0.4 eV are plotted in Fig. 5.1.1a 5.1.1b and 5.1.1c.

Fig. 5.1.1a A family of conductance curves where the predetermined σN has an γ= 0
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Fig. 5.1.1b A family of conductance curves where the predetermined σN has an γ= 0.75

Fig. 5.1.1c A family of conductance curves where the predetermined σN has an γ= −0.75
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From the generation of various conductance curves for γ = −0.75, 0, and 0.75,
different γ values are shown to have a significant impact not only on the curve width, but
also on the movement along the frequency axis as the Fermi level gets closer to the
conduction band. This phenomenon is already explained in section 2.3. Figures 5.1.2a,
5.1.2b and 5.1.2c are added to illustrate why the width of the generated GP/ curves
varies. Modifying equation (2.3.7), the time constant τ can be written as
𝜏=

1
𝜎𝑁 𝑣𝑇 𝑛𝑆

(5.1.1)

which is inversely proportional to the σN and nS, the electron density per square cm. If σN
is uniform with respect to energy, the time constant dispersion is primarily attributed to
the rapidly changing nS. Fig. 5.1.2a depicts the final width of the GP/ curve due to
dispersion of τ when the σN is uniform. Figures 5.1.2b and 5.1.2c illustrate the impact of
an exponentially decreasing and increasing σN towards the band edge respectively. In the
case of an exponentially decreasing σN, (5.1.1) suggests that the increase in nS with
energy is compensated by the decrease in σN with energy. Therefore, the resulting time
constant dispersion is minimized, resulting in curves with narrow width with the peaks
not moving in frequency with progressive bias change. On the other hand, an
exponentially increasing σN will work in unison with the exponentially increasing nS,
leading to large time constant dispersion and will generate conductance curves with very
large width.
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Fig. 5.1.2a Illustration of conductance curve width due to time constant dispersion when
the σN is uniform ( = 0)

Fig. 5.1.2b Illustration of conductance curve width due to time constant dispersion when
σN is exponentially decreasing towards the band edge (positive )
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Fig. 5.1.2c Illustration of conductance curve width due to time constant dispersion when
σN is exponentially increasing towards the band edge (negative )
The various conductance curves for γ = 0 have peaks of the GP/ curves that moved
to higher frequencies as bias is moved toward flat band at the rate of one decade for every
kT change in Fermi level position. A reasonable curve width is expected as shown from
Fig. 5.1.2a.
The various conductance curves for γ = 0.75 (as shown in Fig. 5.1.1b) have width
considerably narrower than the curves generated with uniform σN. This set of
conductance curves are so narrow that our fitting program cannot fit the NicollianGoetzberger equations to the data even when the input σUS used is zero. This suggests that
the σN is changing too rapidly, leading to curves that are more narrow than a curve with
no surface potential variation. Under the circumstances, the extraction of DIT and other
parameters using the standard AC conductance technique will not yield the correct
results. However, the frequency at which each curve peaks can be used to find τ, the time
constant of states opposite the Fermi level. τ can then be inserted into (2.3.7) and the
value of apparent σN at each energy level can be calculated. These σN values will not
truly correspond to states opposite the Fermi level because of the effects of the
exponential energy dependent DIT. They respond the states that make the greatest
contribution to the conductance, the states closer to the EC than the mean Fermi level.
From the generated curves as shown in Fig. 5.1.1b, it can be observed that the peak
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frequency shifted slowly with every progression of energy. This is an indication that there
will be a strong exponential capture cross section dependence with energy.
Similarly, for conductance curves for γ = −0.75, the curves are wider. This
reinforced the observation that the extracted variation of surface potential from the AC
conductance technique is clearly dependent on the γ values. Also, the peak frequency of
this set of conductance curves shifts in frequency more than one decade per kT of Fermi
level change as shown in Fig. 5.1.2c. This is an indication that the capture cross section
increases with energy toward the band edge, and is adding to the effects of an
exponentially increasing nS. This leads to a great change in τ with every increasing energy
level.

Fig. 5.1.2 Comparison between the predetermined σN (lines) compared to the extracted
values (points). Each major division on the y-axis corresponds to five orders of
magnitude change in N.
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Fig. 5.1.2 illustrate the errors caused by the AC conductance technique’s
characterization process for capture cross sections. Every extracted data point
overestimates the capture cross section, regardless of the γ values. For all cases, the errors
increase as the energy progresses away from the band edge. This further proves that the
extraction of γ values using the original Nicollian-Goetzberger equation is not evidence
of an exponential dependence of σN on energy. Other characterization techniques, such as
the constant-capacitance deep level transient spectroscopy (CCDLTS), have displayed a
decreasing exponentially σN as a function of energy towards the band edge [5]. This has
to be investigated to find out if they too are an artifact of the underlying assumptions by
their respective techniques.
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5.2 The Impact of Variation of Fixed Charges on the Nicollian-Goetzberger
technique
In the previous chapter, it was stated that the exact model takes into account the
random distribution of surface charge and its impact in causing statistical fluctuations of
the surface potential. This is done by mapping the effects of variation in fixed charge
(σQ/q) onto the exact uS-VG relationship and obtaining the actual variation of surface
potential, which in most cases is not Gaussian in shape. From (4.2.10), the impact of
oxide thickness (tOX) is clearly visible. At the same time, different variations in fixed
charge will have a similar impact as that of tOX. The spread in VFB is given by
∆𝑉𝐹𝐵= ∆𝑄𝐹 𝐶𝑂𝑋=t𝑂𝑋 𝜀𝑂𝑋 ∆𝑄𝐹

(5.2.1)

This will suggest that reducing tOX by a factor of four should have the same effect as
reducing ΔQF by the same factor. This would be true, except that reducing tOX will
change the uS-VG relationship, which may lead to some differences. In this section, the
assumed Gaussian variation of fixed charge, as represented by (4.2.9), will be mapped
onto the exact uS-VG relationship, resulting in a possibly non-Gaussian P’(uS) shown in
(4.2.12) and (4.2.13).
The investigation of the effect of the magnitude of the fixed charge variation Q
on the Nicollian-Goetzberger analysis will be similar to the one conducted for the effect
of oxide thickness tOX in chapter 4. An exponential DIT(E) with DIT(EC)= 5×1012 eV-1 cm-2
and α = 8.0 eV-1 is assumed. The capture cross section σN is held constant at 1×10-20 cm2,
independent of energy. (4.2.12) and (4.2.13) are used to generate theoretical GP/ and
CIT() data for EC – E from 0.05 to 0.8 eV and σQ/q of 5×1010, 2×1011 and 5×1011 cm2.
The apparent DIT and σN are obtained by fitting using the Nicollian-Goetzberger
equations.
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Fig. 5.2.1a Errors in apparent extracted DIT with respect to energy for different variation
of fixed charge density. The true DIT dependence is indicated by the solid line.

Fig. 5.2.1b Errors in apparent extracted capture cross section with respect to energy for
different variation of fixed charge density. The true σN is constant at 1×10-20 cm2.
The effects of different variations of fixed charge density as a result of the nonlinear uS-VG relationship and an exponential DIT(E) for both DIT and σN are shown in Fig.
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5.2.1a and Fig. 5.2.1b respectively. At a glance, both figures may appear to have similar
impact as that of varying the oxide thickness, because the results are comparable to Fig.
4.6.3a and 4.6.3b. However, there is a small yet fundamental difference between different
variation of fixed charge density and different oxide thicknesses. Fig. 4.1.2 shows that the
exact uS-VG relationship changes with each different oxide thickness. On the other hand, a
different variation of fixed charge density will not change the shape of the uS-VG
relationship. The similarity between both thinning the oxide and reducing the variation of
fixed charge density is that they both result in the probability density function P(VG-VFB)
(as shown in Fig. 4.4.5 for different oxide thickness) to have a smaller width. When
reflected onto the exact uS-VG relationship, the result is a smaller spread in the
distribution of surface potential.
Fig. 5.2.2 shows a family of conductance curves, comparing the effects of reduced
σQ/q and tOX. Our default parameters consist of 40 nm tOX and 2×1011 cm-2 σQ/q. In this
figure, a set of curves with tOX that is reduced by a factor of 4 is compared to another set
of curves with σQ/q reduced by a factor of 4. In terms of DIT, the errors are really small as
shown in Figs. 4.6.3a and Fig. 5.2.1a respectively. In both cases, they do not deviate
much from the predetermined DIT values. As for the σN, it is clear that as the Fermi
energy progresses toward midgap, the curves representing a thinner oxide are more
resistant to shifting to lower frequencies. The resulting errors in N are shown in Fig.
5.2.3. This data is plotted on a linear scale to better visualize the errors. The greatest
difference lies in the conductance curve width. This will be examined in section 5.3.
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Fig. 5.2.2: A family of curves comparing σQ/q reduced by a factor of 4 (dotted lines) and
with tOX reduced by a factor of 4 (solid lines)

Fig. 5.2.3: Comparison of apparent capture cross sections due to reduced oxide thickness
and reduced variation of fixed charge density
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5.3 Investigation of the Standard Deviation of Surface Potential
When performing the standard AC conductance technique, the GP/ curve is fit
with the original Nicollian-Goetzberger equation that involves a probability density
function of surface potential with a Gaussian distribution. The exact model introduced in
chapter 4 clearly explains that this model will not always credibly fit the data points,
especially in conditions where the α of the DIT is high and the Fermi level is close to the
band edge. So the US extracted using the original equation is not a good representation
of the actual surface potential variation. In this section, a simple way to quantify the
variation of surface potential is adopted. For every conductance curve, the maximum
conductance value is measured. Then, at half of that value, the width of the curve
(fMAX/fMIN @half maximum value) is measured as shown in Fig. 5.3.1.

Fig. 5.3.1: An example of a conductance curve half-max width measurement.
For reference, a series of conductance curves plotted using the original NicollianGoetzberger equation (A.2.6) is measured at half max and compared to their σUS, as
shown in Fig. 5.3.2. This is plotted using the reference parameters of DIT(EC) = 5×1012
eV-1 cm-2 and α = 8.0 eV-1 , tOX of 40 nm, σQ/q of 2×1011 cm-2 and a uniform σN of 1×10-20
cm2. This data will be used for comparison of what would have been the σUS given the
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half-maximum width value. The result suggest that for these parameters, the relationship
is given by
𝑓𝑀𝐴𝑋
⁄𝑓
(@ℎ𝑎𝑙𝑓 − 𝑚𝑎𝑥. 𝑤𝑖𝑑𝑡ℎ) = 8.25𝑒 2.11𝜎𝑈𝑆
𝑀𝐼𝑁

(5.3.1)

The US values given by the above equation will be plotted on the secondary yaxis for subsequent plots when comparing the width of these curves.

Fig. 5.3.2 Plot of fMAX/fMIN at half-max of conductance curves with respect to their σUS
based on the original Nicollian-Goetzberger equation.
Earlier in this section, it was shown that different predetermined capture cross
section slope factors γ will result in conductance curves with different widths, as shown
in Fig. 5.1.1a and 5.1.1b. Also, the γ values extracted using the original NicollianGoetzberger equation will always be higher than the true values. Fig. 5.3.3 shows the
impact of different predetermined γ values on the width of the curves generated by the
exact model. As the Fermi level progresses towards the band edge, the widths of all the
curves become smaller. This is the result of having a non-linear uS-VG relationship
coupled with a DIT that increases exponentially toward the band edge, as discussed in
chapter 4.
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Fig. 5.3.3 reveals an interesting observation. The non-linear uS-VG relation is the
main agent for a reduction in curve width, and having an exponential DIT function with
energy puts more emphasis on the traps closer to the band edge. Both effects result in a
conductance curve with a narrower curve width, usually skewed in shape, with the high
frequency tail of the curve falling drastically. For the data set with γ = −0.75, there is a
sign of the saturation of curve width. This is because the curve peaks (as shown in Fig.
5.1.1b) shift away from high frequency regions rapidly as the Fermi level moves away
from the band edge. The curves will gradually lose the effects of non-linear uS-VG
relationship, leading to a more symmetrical and broader shape where the high frequency
tail no longer falls sharply. The overall curve will have a maximum possible curve width.
At these energy levels, the curves will fit very well with the original NicollianGoetzberger equation, as the effects described in chapter 4 will be significantly reduced.
For the data set with γ = 0.75, the entire conductance curve lies within the non-linear
region. The conductance peaks are barely shifting as the Fermi level moves away from
band edge. Therefore, both high and low frequency tails are steep and the curve width
remains very small. For the data set that represent γ = 0, the effects of non-linear uS-VG
remain, as the curve peaks are not shifting as drastically as the ones for γ = − 0.75. Yet,
they managed to register sufficient shift to have a wider curve width with each energy
progression towards the midgap. Therefore, there is no sign of saturation up till the last
data point.
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Fig. 5.3.3: Width of conductance curves at different predetermined exponential slope
factors for σN
In section 5.2, the similarities and differences of reducing tOX and σQ/q were
discussed. Here, the discussion will be focused on the width of the curves under the same
conditions. From Fig. 4.1.2, it can be observed that a thinner oxide will result in a more
rapid change in surface potential with respect to gate voltage at the linear region.
Mapping the spread in fixed charge into a spread in surface potential using a uS-VG
relationship of a thinner oxide will result in conductance curve with a wider width, as
shown in Fig. 5.2.2. The result is plotted in Fig. 5.3.4.
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Fig. 5.3.4: Comparison of curve width due to reduced tOX and σQ/q
Fig. 5.3.4 shows that the same 75% reduction in both tOX and σQ/q will not have
the same effect on curve width, and that they can have almost one magnitude difference
in curve width depending on their position with respect to the conduction band. The same
trend is true where the curve width is minimum closer to the band edge. It can be
concluded that reduction of oxide thickness will not reduce the GP/ curve width by the
same scale as suggested in section 3.2.
In section 3.2, tunneling of electrons to near interfacial oxide traps is discussed as
one of the potential reasons for a broadening of the conductance curve on the lowfrequency tail. In this section, the widening of the curve will be quantified. The way the
oxide traps are distributed into the oxide will make a fundamental difference on the shape
of these conductance curves.
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Fig. 5.3.5 Conductance curve with a rectangular distribution of oxide traps
at EC-E = 0.2 eV.
In Fig. 5.3.5, four conductance curves are plotted that correspond to a rectangular
distribution of oxide traps with respect to distance into the oxide (see inset of Fig. 5.3.5)
with W = 0.0, 0.5, 1.0, and 1.5 nm. These are plotted with the default exponential DIT(E)
parameters, where DIT(EC) = 5×1012 eV-1 cm-2 and α = 8.0 eV-1. The capture cross
section σN is held constant at 1×10-20 cm2, independent of energy. tOX is 40 nm and σQ/q is
2×1011 cm-2. Here, it can be observed that a small increase in W will lead to a dramatic
increase in curve width. The main feature of a rectangular distribution of oxide trap is
that the peak of the curve forms a plateau that grows longer in frequency for wider W.
This is clearly visible on the W = 1.5 nm curve, where the plateau spans over three
decades in frequency. It is observed that the conductance curves remain relatively
symmetrical regardless of increasing W.

111

Fig. 5.3.6 Conductance curve with a triangular distribution of oxide traps
at EC-E = 0.2eV.
In Fig. 5.3.6, four conductance curves are plotted that correspond to a triangular
distribution of oxide traps (see inset of Fig. 5.3.6) with W = 0.0, 0.5, 1.0, and 1.5 nm. The
parameters used are identical to the one for rectangular distribution. Similarly, an
increase in W leads to an increase in curve width, although the magnitude is not as large
as the previous case. This triangular distribution of oxide traps results in conductance
curves with a gentle low-frequency slope and a sharp high-frequency slope, making the
curve more asymmetrical with increasing W. It is also shifts the peak of the curve less
than a rectangular distribution with each increasing W.
Both distributions of near interfacial oxide traps will lead to a widening of the
curves, as shown in Fig. 5.3.7. A rectangular distribution of oxide traps has a stronger
effect that its triangular counterparts, and the difference is progressively larger with
increasing W.
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Fig. 5.3.7 Comparison of the curve widths of rectangular and triangular oxide trap
distributions.
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5.4 “Hybrid” DIT Profile
The DIT(E) profile examined in this thesis has been either exponential or uniform
with energy. This is done to showcase the impact of an exponentially increasing DIT on
the accuracy of the characterization technique. However, in both silicon and SiC there are
many reports [6] [3] that suggest DIT that is exponential close to the band edge and is
relatively uniform in the midgap region. This “hybrid” DIT and its impact on the
conductance curves will be examined in this section.
In the inset of Fig. 5.4.1, three types of DIT profiles are plotted. The default DIT is
an exponential function of energy with DIT(EC) = 5×1012 eV-1 cm-2 and α = 8.0 eV-1.
There is also an energy-independent DIT that has DIT = 5×1010 eV-1 cm-2. Lastly, we
consider a hybrid DIT that follows the exponential DIT profile close to the band edge until
it reaches 5×1010 eV-1 cm-2 , and then it remains at that level towards midgap.
At energy levels close to the band edge, the conductance curves of the exponential
DIT and hybrid DIT are identical. At EC−E = 0.6 eV, there is a hint of a second peak in the
lower frequency region. This secondary peak becomes the dominant peak at EC−E =
0.8 eV onwards. On further inspection, the secondary peaks correspond to conductance
contributions from interface states deep in the bandgap where DIT is uniform with energy.
It appears that the conductance curves of a hybrid DIT profile are a combination of
conductance contributions from states in both the exponential and uniform DIT regimes.
In an real device, the transition from exponential to uniform profile is unlikely to be
abrupt. Therefore, it is possible that the secondary peak may not be as obvious as
simulated here. Measurements deep into midgap may have curves that display a small
plateau or a gentle low frequency tail that signify the presence of a second peak in the
lower frequency regime.
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Fig. 5.4.1 Plots of conductance curves that have a “hybrid” DIT profile
In Fig. 5.4.1, closer inspection reveals that for both EC−E= 0.8 eV and 1.0 eV, the
higher frequency peaks from exponential and hybrid DIT profiles are not perfectly
aligned. The reason for this is that the uS-VG relationship depends on the DIT profile. This
is because a high DIT spreads the uS-VG relation along the voltage axis, requiring a greater
change in gate voltage to produce the same change in surface potential. The difference in
the uS-VG relationship between the various DIT profiles are plotted in Fig. 5.4.2. Deep in
midgap, the exponential DIT profile has very low DIT values, and there is minimal
spreading of the uS-VG relationship along the gate voltage axis . At this bias, the
difference in surface potential compared to the hybrid DIT profile is large. However, close
to the band edge, both the exponential and hybrid DIT profiles exhibit an exponential
increase in DIT, and their uS-VG relationships are nearly identical . As such, the linear
slope of the uS-VG relationship of the exponential DIT profile is much steeper than that of
the hybrid DIT profile, leading to different curvature of the conductance curves, as seen in
Fig. 5.4.1.
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Fig. 5.4.2 Plots of the exact uS-VG relation assuming a uniform, and exponential, and a
“hybrid” DIT profile.
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5.5 Fit to Measured Data
The next step is to use real experimental data to obtain more information about
the sample through the exact model. One piece of information that can be of great value
is the variation of fixed charge that exists at the interface. It is clear from [2] [7] that it is
tedius to obtain this information. Section 5.2 shows that different values of σQ/q will
impact the shape and width of the conductance curve. Performing an exact model fit on
experimental data can potentially provide valuable insight to the quality of the interface.
The first step is to select a suitable set of data for the experimental
conductance curve. Here, the data set was obtained from the thick/thin sample shown in
chapter 3. Here, a thin oxide sample with tOX = 10 nm is chosen. The reason for choosing
the thin oxide is because in Fig. 4.6.3a we showed that that the error due to the original
Nicollian-Goetzberger assumptions is the smallest for very thin oxides. Then, by
performing the standard AC conductance technique, all the conductance curves are fit as
shown in Fig. 5.5.1 to extract the DIT values for each energy. The DIT profile can then be
extracted by fitting to the GP/ curve at each energy level, as plotted in Fig. 5.5.2. From
this plot, the DIT(EC) is 6×1012 cm-2 eV-1 and the slope factor α is 7.102 eV-1. The DIT(E)
profile is an important parameter that will be used to plot the exact model curve.
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Fig. 5.5.1 Example of a fit to experimental data with the original Nicollian-Goetzberger
equation

Fig. 5.5.2 DIT profile of the MOS capacitor with tOX = 10 nm.
The strategy to fit the exact model curve to experimental data is as follows. The
σN will be assumed to be uniform, and will be used to align the peak of the exact model
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fit to the experimental data. The DIT and slope factor α of the exact model will be
identical to the one obtained from the experimental data on the thin oxide sample, leaving
only σQ/q as a fitting parameter to align both curves together.
Fig. 5.5.3 plots the experimental conductance data for EC−E = 0.156 eV on Fig.
5.5.2. The exact model conductance curves are plotted alongside it, with σQ/q ranging
from 1×1011 to 5×1011 cm-2. As illustrated in the figure, the exact model curves are not
wide enough to fit the experimental data. The σQ/q = 1×1011 cm-2 curve is very narrow.
Attempting to increase σQ/q will widen the curve, but the difference is not enough to fit
the experimental data. Increasing past 5×1011 cm-2 is not physically reasonable, as the
mean fixed charge density is only assumed to be 1×1012 cm-2. The reason for the narrow
generated curves is that energy level EC−E = 0.156 eV is in close proximity to the band
edge. This is the region where the uS-VG relationship is nonlinear. The non-linear uS-VG
effects will limit the distribution of surface potential, and thus limit the curve width.

Fig. 5.5.3 Attempt to fit the exact model curve to experimental data
In section 5.3, we saw that there are various parameters that can be changed to
help widen the generated exact model curve. One way is to generate the curve with a
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negative exponential N factor γ. The σN profile can be used to align the generated exact
model curve to the experimental data. Using (2.3.4), a σN0 of 7×10-18 cm2 and γ of −1.55
produces the σN profile shown in the inset of Fig. 5.5.4. This σN profile, along with a σQ/q
value of 4×1011 cm-2, is able to successfully fit the experimental data. However, as
mentioned in section 5.1, it is important to understand that there is no evidence that a
negative γ capture cross section profile exists. In fact, since the conclusion of chapter 4, it
is imperative that any suggestion of σN having any dependence on energy, regardless of γ
being positive or negative, be taken with skeptism.

Fig. 5.5.4 Fitting the exact model to experimental data using a negative γ = 1.55 eV-1.
Another mechanism that can widen the generated exact model curve is tunnelling
to near-interface states. Here, a rectangular distribution of tunneling width is used,
because the experimental curve appears rather symmetrical, and a triangle distribution of
near-interface states may not fit well. Tunnelling will shift the peak of the curve towards
lower frequencies. Adjusting for that shift, a uniform σN profile of 3.2×10-18 cm2 can
successfully align both peaks together. A tunnelling width of 1.09 nm along with a σQ/q
value of 2×1011 cm-2 is able to produce a decent fit, as shown in Fig. 5.5.5. The idea of a
distribution of oxide traps into the oxide is quite plausible, given that the SiC MOS
interface is more complicated than the silicon interface, as discussed in chapter 1.
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Fig. 5.5.5 Fitting the exact model curve onto experimental data by means of tunneling
The purpose of fitting the exact model curve to experimental data is to find out
more about the density and variation of fixed charge at the real MOS interface. However,
due to the unexpectedly wide experimental conductance curves at energy levels close to
the band edge, they become impossible to fit with the exact model without introducing
more variables like an exponential slope factor γ and/or a tunneling width W. Having
these extra variables makes it impossible to take advantage of the curve width to get
definitive information about fixed charges, because different combinations of these
parameters can all produce good fits to the experimental data.
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6. CONCLUSIONS AND SUGGESTIONS FOR FUTURE WORK

6.1 Conclusions
This work primary focus is to understand and improve the channel mobility that
the ‘bottleneck’ hindering the progress of SiC MOS technology.
In summary, we have achieved the following:
1. We came up with the only theory [37] that can justify the increased mobility
due to the presence of sodium ions [24]
a. The fact that the positioning of sodium ions within the oxide is crucial
to the improvement in mobility [32] is an important information
b. Inclusion of sodium ion charges onto the interface will induce
coulombic scattering, yet an increase in mobility is observed. A new
scattering mechanism must be present which is not known in the
scientific community.
c. A different theory [33] suggests that the improved channel mobility in
SiC transistors is due the action of sodium suppressing the formation
of traps. This is unlikely, and the suggestions conflicts with Auburn’s
data on interface trap density shown in Fig. 2.1.3 and Purdue’s data
shown in Fig. 3.1.2.
d. Sodium tends to collect together into patches of high concentration
[70] [71]. Sodium ions can drift vertically and laterally in the oxide,
especially under high temperature and under bias [23]. Our theory
suggests that positively charged sodium ions will drift towards the
interface and will be repelled by the positively charged fixed charges.
Hence, they will collect in regions where the fixed charge density is
low, leading to a more uniform charge landscape at the interface.
e. A more uniform charge landscape can remove percolative effects
leading to a significant increase in channel mobility.
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2. We devised an experiment to vary the variation of surface potential on 4HSiC surface inversion layer mobility.
a. For devices fabricated in a clean controlled environment, fixed charges
in the interface are responsible for the variation of surface potential on
4H-SiC oxide-semiconductor interface
b. The impact of the variation of surface potential due to fixed charges
can be suppressed by reducing the oxide thickness. Similarly, it can
also be amplified by increasing the oxide thickness.
c. In our simulation, the variation of surface potential can impact the
channel mobility. However, it requires a large variation of surface
potential to significantly reduce the channel mobility.
3. We investigated the impact of variation of surface potential on the 4H-SiC
surface inversion layer mobility.
a. We fabricated two experiment sets, each with different method to vary
the oxide thickness to investigate the existence of percolation transport
and its impact in affecting interface mobility
b. The first experiment involving the use of deposited oxide showed that
devices having a thin oxide (thin thermal oxide) displayed a higher
mobility than devices having a thick oxide (thin thermal oxide + thick
deposited oxide). Even though there is a significant difference in
mobility between both samples, qualitatively the difference is not
sufficient to prove that percolation transport is the dominant
mechanism. Difference of magnitude close to the one as shown in the
simulation result in Fig. 2.2.8 is required to establish percolation
theory.
c. The second experiment is done by growing a thick thermal oxide on
both samples and then etching one sample to reduce the oxide
thickness. This experiment showed very little difference in mobility.
After further literature study, it is possible that long oxidation process
done to grow thick thermal oxide may be detrimental to the quality of
the interface [55] [72] [73].
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d. Both experiments failed to produce data that can convincing enough to
support percolation transport. At the later stages of the work, we
realized that interface channel mobility is inversely related to the
doping of the substrate [74] [47]. Performing the experiment with a
lighter doped substrate may produce results that more closely align the
simulation result as shown in Fig. 2.2.8.
4. We included the effects of non-linear uS-VG relationship and the energy
dependent DIT into AC conductance technique
a. The original Nicollian-Goetzberger acknowledged these effects but
they did not put into consideration the impact of these effects on the
accuracy of the electrical measurement.
b. Before our work, asymmetrical conductance curves were thought to be
due to tunneling into states in the SiO2 [75]. This reasoning is now
challenged as we have shown that non-linear uS-VG relationship can be
responsible for the asymmetry observed.
c. By inclusion of these effects, the “new model” conductance curves are
unable to fit into experimental data. Our investigation revealed that
fitting is only possible with the inclusion of other factors. But out of all
these factors, tunneling is the most reasonable effect. We showed that
tunneling of traps into the SiO2 within the order of 0.5~1.5nm is
sufficient to fit to experimental data.
5. We quantify the errors in interface state density and capture cross section
when using the traditional AC conductance technique.
a. Interface state density showed minimal errors near the band edges. The
errors into the midgap increased. The extracted slope of the interface
state density with respect to energy will be reduced significantly.
b. Capture cross section dependence on energy is also challenged
[59].We generated data with uniform capture cross section and we
observed that fitting into these data with the default AC conductance
technique leads to capture cross section with exponential dependence
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with energy. This energy dependence may be an artifact of the
electrical characterization.

6.2 The Mystery of Sodium Enhanced Oxidation
There are a few studies [55] [72] [73] that suggest that higher temperature
oxidation will lead to a decrease in DIT. Reference [55] compared two different oxidizing
temperatures and discovered that a higher oxidation temperature coupled with a shorter
oxidation time can grow the same oxide thickness with a fivefold DIT reduction. On the
other hand, a higher oxidation temperature coupled with the same oxidation time will
grow a thicker oxide with increased DIT. They attributed the increased DIT to the
difficulty to desorb COX in thicker oxide films.
This information alone is valuable in many ways. Higher temperature oxidations
correlate to enhanced oxidation rates. As mentioned in chapter 2, sodium ions are also
responsible for an enhanced oxidation rate on SiC [30]. It is possible that during sodiumenhanced oxidation, the increased mobility is partly due to a reduction in DIT that stems
from the increased oxidation rate. In fact, the study in [33] may have arrived in the right
result but with the wrong explanation. However, this result is inconsistent with the data in
Fig. 2.1.3, which is a measurement of a sample oxidized in an alumina tube and
characterized using the Hi-Lo CV technique. Fig. 2.1.3 suggests that oxidation in alumina
tube did not result in a reduction in DIT. In chapter 3, we tried to verify Auburn
University’s result and it is shown to be consistent as shown in Fig. 3.1.2. Even though
the results are similar to Fig. 2.1.3, there is a fundamental difference between Auburn’s
and Purdue’s sample. Our sample did not experience enhanced oxidation rates, since the
sample underwent traditional oxidation processes and the introduction of sodium ions
was by boiling in a sodium chloride solution.
The suggestion that an enhanced oxidation rate alone in sodium enhanced
oxidation is responsible for the increase in mobility conflicts with other experimental
results. When trying to understand sodium enhanced oxidation, Auburn University did an
experiment to determine if the enhanced oxidation rate is responsible for the mobility
improvements by simulating the process using high pressure oxidation. This experiment
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failed to explain the phenomenon [32]. Secondly, an increased oxidation rate that
possibly results in a reduction in DIT cannot be the sole mechanism that is improving the
mobility. If it is so, there is no reason for the positioning of sodium ions as shown in
Fig. 2.1.3 to have a direct impact on interface mobility. It has been shown that the
presence of sodium ions in the insulator is clearly responsible for the enhanced mobility,
and this is true regardless of the method by which the sodium ions are introduced. It is
possible that the in sodium enhanced oxidation, the enhanced oxidation rate reduces the
interface state density to the point where percolation transport becomes the dominant
mechanism restricting channel mobility. Then, the presence of sodium ions leads to a
uniform interface charge landscape that reduces the effect of percolation, leading to a
threefold increase in channel mobility.

6.3 Future work
High temperature oxidation has been shown [55] [72] to lead to a reduction in
DIT. Because these are new data, no results have yet been published to show if high
temperature oxidation can lead to an increase in channel mobility in SiC MOS devices.
From the high pressure oxidation experiment performed by Auburn University [32],
assuming that enhanced oxidation rate leads to a reduction in DIT, this alone may not
translate to a significant improvement in channel mobility. As mentioned in the previous
paragraph, percolative effects become the dominant mechanism that will keep the
mobility values low. Nonetheless, it would be useful to fabricate mobility MOSFETs
with gate oxides grown at different oxidation temperatures to as high as 1500°C. This
would be an important result to verify if enhanced oxidation rates will lead to an
improvement in channel mobility through reduction in coulombic scattering. If the result
is positive, this will be a good way to improve channel mobility and should be the new
standard in 4H-SiC thermal oxidation processes. One point to consider is that the final
interface of 4H-SiC MOS devices are traditionally formed by post-oxidation NO anneal.
If high temperature oxidation can produce a better interface, the question to address is if
the subsequent NO anneal step should be done in a higher temperature to maintain the
same interface quality. NO anneal is traditionally done at 1175°C and is responsible for
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the formation of the final 4H-SiC/SiO2 interface. However, according to Kimoto’s work
[20], higher temperature NO anneal will generate high density of fast traps. More
consideration is necessary to decide if NO anneal can be done in conjunction with high
temperature oxidation method to get the best result in improving channel mobility.
We now believe that under the right condition, percolation transport is the
dominant mechanism that is responsible for the low channel mobility in 4H-SiC MOS
devices. However, it is likely that high substrate doping [74] [47] and low temperature
oxidation [55] [72] [73] may be responsible for incorporating high interface state density
to the point where coulomb scattering competes with percolation transport to be the
dominant mechanism limiting the channel mobility. This may be the reason why both our
experiments do not yield satisfactory results. The experiment with different oxide
thickness should be repeated while keeping the interface state density as low as possible.
We know that sodium ions are very mobile and their mobility can cause device
instability especially in conditions of high temperature and under bias stress[5].
Incorporating sodium ions into the oxide is not feasible in production. However, it was
found [76] that heavier alkali metals such as cesium ions retains the positive charge
properties but without the freedom of movement of sodium ions. However, because
cesium ions do not move under temperature bias stress, it will be more challenging to
move them post-oxidation, and get them close to the interface post-oxidation to get the
maximum effect for high mobility. In silicon, one way to include cesium ions close to the
surface is by first implanting them onto a bare silicon surface. This surface is
subsequently oxidized to a depth to ensure that all the regions with cesium ions are
converted into SiO2. It was shown [76] that with this method, cesium ions will pile up at
the interface. Fortunately, this process can be adopted as just like silicon, 4H-SiC can be
thermally oxidized to produce SiO2 the same way. However, cesium ions may not have
the ability to distribute themselves in regions of low fixed charge density because they
are not mobile. If such is the case, they will not be reducing percolation effects and will
not improve the interface channel mobility.
The best way to understand the SiC MOS interface is by better understanding the
relevance and legitimacy of the data extracted from various characterization technique.
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There are many conflicting results from different research groups that make it difficult to
understand the mechanism behind sodium enhanced oxidation. An example is during the
sodium enhanced oxidation, there are data that suggest a reduction of interface state
density [33] while the other data that suggest otherwise [32]. These conflicting data are an
important indication that more work must be done in analyzing each characterization
techniques and tailor it to the specifications of SiC material. This is the reason why the
later chapters of this thesis are invested into understanding AC conductance technique.
Chapter 4 reveals the underlying problems when performing the AC conductance
technique, and highlights the importance of understanding the nature of the material, the
details of the fabrication, and the characterization conditions before making conclusions
about the characterization results. This chapter explores several other areas, to give more
insight to users. However, there is plenty of work to be done to further improve our
understanding.
In this work, the variation of surface potential is quantified by measuring the
curve width at half of the peak’s magnitude. A better way is to implement a fitting
algorithm that includes the skewness and kurtosis of the curve. This way, the real
probability distribution of the surface potential can be quantified.
Other than that, there is a need to more accurately perform the AC conductance
technique. This can be done by fitting using the exact model instead of the original
Nicollian-Goetzberger equations. However, before that can be done, many uncertainties
need to be addressed. There are too many “knobs” that can be turned to fit the exact
model to real experiment data. How can they be minimized such that the parameters can
be extracted with confidence?
The AC conductance technique, even before implantation of the exact model, is a
very complicated technique. Adding more variables to this technique may discourage the
scientific community from using them. However, this is a powerful technique that can
reveal crucial information without the need for expensive equipment, and can extract
multiple parameters in a short period of time. Also, other characterization techniques are
likely to face the same issues as the AC conductance technique, as many of them involve
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the capture and emission of carriers from traps to measure the quality of oxides. It is
worth investing time and effort on the AC conductance technique, and this knowledge
can be possibly be transferred to other characterization techniques to help the scientific
community perform better analysis on MOS devices.
To summarize, here is a list of recommendation for future work
1. Repeat the experiment that involves devices with different oxide thickness
with devices while keeping the interface state density as low as possible. This
can be done by either high temperature oxidation or high pressure oxidation.
The doping concentration of the body should be as low as possible to ensure
that Coulomb scattering is not the dominant mechanism restricting the channel
mobility.
2. Investigate if high temperature oxidation that is shown to reduce interface
state density will yield better channel mobility. If better channel mobility is
obtained, find out the impact of post-oxidation NO anneal either done in
standard 1175°C or in high temperature on these high temperature oxidation
samples.
3. Repeat the sodium enhanced oxidation but with cesium ions instead of sodium
ions. The introduction of cesium ions must be done pre-oxidation instead of
post-oxidation.
4. In the simulation of the “new model” conductance curves, quantify the true
standard deviation of surface potential by incorporating skewness and kurtosis
of the curve.
5. Make a fitting program using the “new model” for the AC conductance
technique that can self-consistently include the tunneling parameters.
6. Investigate other characterization techniques, namely the DLTS technique, that

have been proven to show results of exponential dependence of capture cross
section on energy in both silicon [77] and 4H-SiC [43].
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APPENDIX A.CHARACTERIZATION TECHNIQUES

A. 1. Simultaneous High-Low Technique
The simultaneous High-Low technique is a characterization technique that
measures the interface state density DIT. This technique performs its measurements by
holding the Fermi level at an energy level, and simultaneously measuring both high
frequency and low frequency capacitances, ensuring that the both measured capacitances
are taken at the same surface potential. By taking both capacitance measurements at the
same time, the results is guaranteed to have the same amount of band bending,
eliminating possible errors that are likely to occur if the capacitance are taken at different
times. This process is repeated for many energy levels to get a plot of DIT vs. energy.
To perform the simultaneous capacitance measurements, three equipment are
needed. In our work, the Keithley 595 quasistatic C-V meter is used to measure the
capacitance at low frequency (~0.07, 0.25 or 2 Hz). It is also used to supply the bias. The
590 high frequency C-V analyzer is used to measure the capacitance at high frequency
(100 kHz or 1MHz). The 5951 remote input coupler is used to connect both 595 and 590
to the capacitor by feeding the bias to the substrate contact and returning the
measurement results back from the gate back to the 590 and 595 meters.
The simultaneous High-Low technique requires two frequencies for the following
reasons. In the ideal case, the high frequency measurement is sufficiently high such that
no interface states at that surface potential can respond to the signal. Similarly, the low
frequency measurement is sufficiently low such that all the interface states at that surface
potential can respond to the signal. The difference in these capacitance values are needed
to find out the interface state density at each energy level in the bandgap. To calculate the
interface state density, the equivalent model of a MOS-C is considered. It is shown in
Fig. A.1.1. CIT(ω) is the interface state capacitance as a function of frequency, CD is the
depletion capacitance and GP(ω) is the conductance with respect to frequency. In theory,
CD is independent of frequency. In the ideal situation, CIT(ω) is zero during high
frequency measurements and non-zero during low frequency measurements. The oxide
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capacitance COX resides in Ceq(ω) along with other parasitic capacitance components and
Req(ω) represents the parasitic resistance components. Their dependence in frequency is
from the parasitic components. The low frequency capacitance can be measured as
−1

𝐶𝐿𝐹

1
1
= (
+
)
𝐶𝑒𝑞 𝐶𝐷 + 𝐶𝐼𝑇

(𝐴. 1.1)

(A.1.1) can be rearranged to solve for CIT and dividing it by q will yield
𝐷𝐼𝑇 =

1 𝐶𝑒𝑞 𝐶𝐿𝐹
(
− 𝐶𝐷 )
𝑞 𝐶𝑒𝑞 − 𝐶𝐿𝐹

(𝐴. 1.2)

In the ideal high frequency case, there is no response from the interface states (CIT
= 0 ). The equivalent circuit simply becomes Ceq and CD in series. The high frequency
capacitance can be given by
𝐶𝐻𝐹 =

𝐶𝑒𝑞 𝐶𝐷
𝐶𝑒𝑞 + 𝐶𝐷

(𝐴. 1.3)

(A.1.3) can be solved for CD and inserted into (A.1.2) to get
𝐷𝐼𝑇 =

𝐶𝑒𝑞 𝐶𝐻𝐹
1 𝐶𝑒𝑞 𝐶𝐿𝐹
(
−
)
𝑞 𝐶𝑒𝑞 − 𝐶𝐿𝐹 𝐶𝑒𝑞 − 𝐶𝐻𝐹

(𝐴. 1.4)

The energy level of the traps can be calculated to obtain the DIT profile across the bandgap.
Using the CD obtained in (A.1.3), the depletion region can be calculated as
𝑊𝐷 =

𝜀𝑆𝑖𝐶 𝜀𝑂𝑋 𝐴
𝐶𝐷

(𝐴. 1.5)

The simple way to calculate the energy level is by using the delta depletion approximation.
The surface potential related to the trap energy is

𝜙𝑆 =

𝑞𝑁𝐴 𝑊𝐷2
2𝜀𝑆𝑖𝐶 𝜀𝑂𝑋

(𝐴. 1.6)
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The energy level is then
𝐸 − 𝐸𝑉 =

𝐸𝐺
𝑁𝐴
− 𝑘𝑇𝑙𝑛 ( ) − 𝜙𝑆
2
𝑛𝑖

(𝐴. 1.7)

Fig. A.1.1: The equivalent circuit model of a MOS-C.
The delta depletion model is accurate deeper into the midgap but will be less
accurate as the Fermi level approaches the bandedge. This can be problematic in our
work as most of our relevant data lies very close to flatband and beyond, often into the
accumulation region. A more accurate way [51] to find out the energy level of traps in
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this region is by using the exact solution. Using the depletion results from (A.1.5), the
surface potential can be found by solving the equation
2𝐹(𝑈𝑆 , 𝑈𝐹 )
̂𝑆 𝐿𝐷𝐼 (
𝐷𝐸𝐹𝐹 = 𝑈
)
𝑒 𝑈𝐹 (1 − 𝑒 −𝑈𝑆 ) + 𝑒 −𝑈𝐹 (𝑒 𝑈𝑆 − 1)

(𝐴. 1.8)

where DEFF is the “effective” depletion width, LD is the debye length given by
𝜀𝑆𝑖𝐶 𝑘𝑇
𝐿𝐷 = √ 2
2𝑞 𝑛𝑖

(𝐴. 1.9)

and F(US,UF) is the field function given by
𝐹(𝑈𝑆 , 𝑈𝐹 ) = √𝑒 𝑈𝐹 (𝑒 −𝑈𝑆 + 𝑈𝑆 − 1) + 𝑒 −𝑈𝐹 (𝑒 𝑈𝑆 − 𝑈𝑆 − 1)

(𝐴. 1.10)

The exact model is used to plot all our data for all the characterization techniques used.
As mentioned earlier, in the most ideal case, the low frequency signal captures all the
response from all interface states and the high frequency signal will not get any response
from any interface states at that energy level. However, it was realized that this is not true
most of the time in practice [53]. Often, the low frequency signal fails to capture all the
responses from the interface states and the high frequency signal manage to get some
response from the interface states, leading to a severe underestimation when DIT values
are extracted. Semiconductors with a larger variation in surface potential such as 4H-SiC
will make this underestimation more severe. The DIT extracted is only relatively accurate
over a small energy range in the bandgap. Extraction of DIT outside of this energy range
is erroneous. Even though it is possible to improve the accuracy of these measurements
with elevated temperature, the interface will change in most cases for the worse as
increased temperature induce more interface traps to form. One way to reduce this error
is by using a theoretical high frequency C-V which is calculated without including any
interface traps. This method can be a double-edge sword as a slight error in alignment of
this curve with the quasistatic data will lead to large errors in the resulting DIT
calculation. In 2014, Yoshioka came up with the C−ψ technique [26] that can accurately
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position the theoretical high frequency C-V with minimal error. Even if the positioning of
the high frequency is perfect, it is worth noting that C−ψ technique very sensitive to the
value of COX. A small variation of COX of around one percent can cause the DIT profile
near the conduction band to adruptly curve up or down [54].
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A.2 AC Conductance Technique
The AC conductance technique, developed by Nicollian and Goetzberger [25], is
a powerful measurement technique that is capable of not only measuring interface state
density DIT, but also standard deviation of surface potential 𝜎𝑢𝑠 and carrier capture time
constant 𝜏 on MOS devices. Unlike the simultaneous High-Low technique, the
conductance technique takes into consideration the full frequency spectrum of the MOS
capacitance. The energy position of the interface states are probed where the Fermi
energy lies as shown in Fig. A.2.1. Using this technique, DIT as low as 10-9 cm-2eV-1 can
be measured. [51] Since this technique requires measurements to be conducted over a
range of frequencies, an LCR meter is need to perform that task. The LCR meter used for
this purpose is the HP4284A.

Fig. A.2.1: Band diagram of interface traps responding to the signal when performing AC
conductance technique. The Fermi energy is positioned to measure the interface states at
that energy level.
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The LCR meter is able to provide important information about devices whose
admittances comprise both real and imaginary parts. The magnitude and phase of a
circuit’s admittance can be sorted into the real and imaginary components. The HP4284A
has a function that corrects for the parasitic LCR components of the probe wire. This is
done by measuring the LCR components on open circuit and short circuit conditions
across the entire frequency range. During short circuit conditions, the parasitic inductance
and resistance of the probe wiring can be obtained to be compensated for during the
actual measurements. Similarly, during the open circuit condition, the parasitic
capacitance and resistance between the probe wiring are obtained as shown in Fig. A.2.2.

LCR meter

MOS Device

Fig. A.2.2 Parasitic LRC components of probe wires
The small signal AC equivalent circuit of a MOS capacitor is shown in Fig. A.2.3
when front to front measurement is done. Front to front measurement is done by placing a
probe on a gate and the other probe on a large field contact instead of probing the backside
of the sample.
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Gate

COX

Field Contact

RS
CD

CS

YS(ω)

Fig. A.2.3: Small signal AC equivalent circuit of MOS capacitors in a front to front
measurement setup
Cox is the oxide capacitance of the MOS capacitors. The large area field contacts
acts as a virtual short circuit to the substrate, and its distributed admittance is represented
by the frequency-dependent series admittance YS(ω). CD is the depletion capacitance. RS
and CS are the series resistance and capacitance contributed by interface states.
Information about the COX and YS(ω) can be obtained by measuring the MOS capacitor in
the series mode at a DC bias in accumulation. In accumulation, CD, RS and CS will not
affect the measurements because the CD will be infinite. This series measurement will be
conducted at different frequencies and the equivalent series resistance Req and series
capacitance Ceq can be recorded as a function of frequency.
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The next step is to bias the device into depletion. The interface state components
and CD will contribute to the parallel admittance. This circuit can be simplified by
converting the series interface state resistance and capacitance to their parallel equivalent
as shown in Fig. A.2.4. The parallel components after conversion will be a function of
frequency.

CD

RS
CD

CIT (ω)

GIT (ω)

CS
Fig. A.2.4: Conversion from series equivalent circuit to parallel equivalent circuit
The depletion capacitance and interface state capacitance can be summed to
become the parallel capacitance in the form
𝐶𝑃 (𝜔) = 𝐶𝐷 + 𝐶𝐼𝑇 (𝜔)
The interface state conductance will be named parallel conductance GP(ω) to
remain consistent with the parallel capacitance. The strategy now is to use Req(ω) and
Ceq(ω) from the accumulation measurements, and GP(ω) and CP(ω) from the depletion
measurements and structure it like the circuits as shown in Fig. A.2.5. Cm(ω) and Gm(ω)
are raw measured values from the LCR meter.

(A.2.1)
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Req (ω)

Ceq (ω)
Cm (ω)
CP (ω)

Gm (ω)

GP (ω)

Fig. A.2.5: Circuit models for calculation
Based on this equivalent circuit model, we can write

𝑅𝑒𝑞 − 𝑗 (

1
𝐺𝑃 − 𝑗𝜔𝐶𝑃 𝐺𝑚 − 𝑗𝜔𝐶𝑚
)+ 2
=
𝜔𝐶𝑒𝑞
𝑎
𝐺𝑃 + 𝜔 2 𝐶𝑃2

(A.2.2)

where
2
2
𝑎 = 𝐺𝑚
+ 𝜔2 𝐶𝑚

In the equation, GP and CP are the unknown. However, they can be separated in terms of
real and imaginary terms. GP can be obtained from the imaginary component of equation
(A.2.2) as

(A.2.3)
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𝜔𝐶
1
𝜔𝐶𝑃 − 𝜔 2 𝐶𝑃2 ( 𝑎𝑚 − 𝜔𝐶 )
𝑒𝑞
𝐺𝑃 = √
𝜔𝐶𝑚
1
𝑎 − 𝜔𝐶𝑒𝑞

(A.2.4)

Likewise, CP can be obtained from the real component of equation (A.2.2) as

𝐶𝑃 =

𝜔𝐶𝑚
1
𝑎 − 𝜔𝐶𝑒𝑞
2
𝜔𝐶
1 2
𝐺
𝜔( 𝑚 −
) + 𝜔 ( 𝑚 − 𝑅𝑒𝑞 )
𝑎
𝜔𝐶𝑒𝑞
𝑎

(A.2.5)

Equation (A.2.5) is made up of variables which are a function of experimental
measurements. Substituting CP from (A.2.5) into (A.2.4) will make it sufficient to find
the value of GP. To analyze interface trap densities, a plot of GP/ω is required.
In the practical world, surface potentials often vary under the gate of a MOS
device. Random variation in fixed charge makes different region under the gate feel as if
they are at different surface potential. The response time for interface states is a function
of surface potential; therefore changes in surface potential can create an interface trap
time constant dispersion. A theoretical model is developed by Nicollian and Goetzberger
[1] which provides an equation for GP(), given the trap density (DIT), standard deviation
of surface potential (𝜎𝑢𝑠 ) and response time for interface states (𝜏) as inputs. The
equation is
∞

2
𝐺𝑃
𝑞𝐷𝐼𝑇
ln[1 + 𝜔2 𝜏 2 ]
−(𝑢𝑠 − 𝑢
̅̅̅)
𝑠
=
∫
exp (
) 𝑑∆𝑢𝑠
2
2
𝜔
2𝜔𝜏
2𝜎𝑢𝑠
√2𝜋𝜎𝑢𝑠
−∞

(A.2.6)

∆𝑈𝑠 is the difference between the surface potential in a given area and the mean
surface potential. By curve fitting with experimental data, the DIT, 𝜎𝑢𝑠 and 𝜏 can be
found. Then, interface state capacitance can be calculated with these values using the
equation
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𝐶𝐼𝑇 =

𝑞𝐷𝐼𝑇

∞

2
tan−1 𝜔𝜏
−(𝑢𝑠 − 𝑢
̅̅̅)
𝑠
∫
exp (
) 𝑑∆𝑢𝑠
2
𝜔𝜏
2𝜎𝑢𝑠

(A.2.7)

2
√2𝜋𝜎𝑢𝑠
−∞

And since CP is made up of CIT and CD in parallel, CD can be expressed as
𝐶𝐷 = 𝐶 𝑃 (𝜔) − 𝐶𝐼𝑇 (𝜔)

(A.2.8)

The depletion capacitance can also be written in the following form [3]
𝐶𝐷 = 𝑢
̂𝑠

𝐾𝑆𝑖𝐶 𝜀0

(A.2.9)

2𝐹(𝑢𝑠 . 𝑢𝑓 )
𝐿𝐷 [ 𝑢𝑓
]
−𝑢
𝑒 (1 − 𝑒 𝑠 ) + 𝑒 −𝑢𝑓 (𝑒 𝑢𝑠 − 1)

where F is shown in equation (A.1.10)
Therefore, equating both equations (A.2.9) with (A.2.8), the surface potential can
be found. Then, trap energy with respect to the bandgap can be calculated for each DIT,
𝜎𝑢𝑠 and 𝜏.
Given 𝜏, the capture cross section coefficient for a p-type semiconductor can be written as
σp (E) =

1
𝐸 − 𝐸𝑉
exp (
)
τvT Nv
𝑘𝑇

(A.2.10)
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APPENDIX B. PROCESS FLOW FOR FABRICATION

MOS Capacitor Process
1.

Gate Oxidation & NO Anneal
a. RCA clean
i. Piranha
•

H2SO4 : H2O2 (1:1), 15 mins

•

Rinse, BHF, Rinse

ii. DI Rinse
iii. BHF 2 min
iv. DI Rinse
v. SC1 15 min 75°C
•

H202:NH4OH (3:3:10)

•

Rinse, BHF, Rinse

vi. DI Rinse
vii. BHF 2 min
viii. DI Rinse
ix. SC2 15 min 75°C
•

H2O2:HCl (3:3:10)

•

Rinse, BHF, Rinse

x. DI Rinse
xi. BHF 2 min
xii. DI Rinse
xiii. SC2 15 min 75°C
•

H202:HCl (3:3:10)

•

Rinse, BHF, Rinse

xiv. DI Rinse
xv. BHF 2 min
xvi. DI Rinse
xvii. Dry w/ N2
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b. Pyrogenic oxidation
i. 1150°C, 150 min, pyrogenic H2 and 02 (Standard 40nm
thickness)
ii. 1150°C, 500 min, pyrogenic H2 and 02 (Thick oxide: ~150nm
thickness)
iii. 1100°C, 20 min, pyrogenic H2 and 02 (Thin oxide: ~15nm
thickness)
c. Post-oxidation anneal
i. Pre-heat to 850°C
ii. Flow NO @ 0.3 slpm
iii. 1175°C, 2 hrs, NO

2.

E-beam evaporation
a. Layer 1: 100Å Ti (1-2 Å/sec)
b. Layer 2: 5000Å Au (3-4 Å/sec)

3.

Lithography
a. Prebake: Oven 120°C, 15 min, cool to room temperature on heat sink
b. Apply HMDS 4,000 rpm, 40 sec
c. Apply AZ1518, 4,000 rpm, 40 sec
d. Softbake: Oven 90°C, 15 min, cool to room temperature on heat sink
e. MOS Capacitor Mask
i. Exposure: 240 mJ/cm2
f. Develop: AZ- Developer (1:1) as needed, 60-120 sec
g. Rinse in DI
h. Dry w/ N2
i. Hardbake: Oven 120°C, 15 min
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4.

Chemical etch
a. Gold etchant dip

5.

Solvent Clean (no ultrasonic)
a. Acetone, 5 min
b. Toluene, 5 min
c. Acetone, 5 min
d. Methanol, 5 min
e. DI Rinse

6.

Backside Ohmic Contacts
a. Protect Top Surface with Photoresist
i. Dry: 120°C Oven, 15 min, cool on heatsink
ii. Spin HMDS: 4000 rpm, 40 sec
iii. Spin AZ1518 photoresist: 4000 rpm, 40 sec
iv. Hardbake: 120°C Oven, 15 sec
v. Inspect for photoresist on back surface - strip and repeat if
necessary

b. Etch gate oxide (backside)
i. BHF, 20 min
ii. Assumptions: 100 nm/min etch rate, 1000nm oxide (C-face
~10X oxidation rate), 2X overetch, max lateral undercut 2 um
around top edges

c. Pre-evaporation RIE (backside)
i. Time: 1 min
ii. Atmosphere: SF6, 20 sccm
iii. Power: 100 W
iv. DC Bias: 250 V
d. Pre-evaporation O2 plasma clean (Branson O2 asher)
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i. Time: 1 min
ii. Atmosphere: 1T Ar/O2
iii. Power: 100 W

e. BHF dip, 20 sec (backside)

f. E-beam evaporation (backside)
i. Base pressure < 5e-7 torr
ii. Layer 1: 33 nm Ti
iii. Layer 2: 167 nm Al
iv. Layer 3: 100 nm Ni

g. Solvent clean (NO ULTRASONIC)
i. Acetone, 5 min
ii. Toluene, 5 min
iii. Acetone, 5 min
iv. Methanol, 5 min
v. DI Rinse
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Mobility MOSFET Process
1. New wafer clean
a. Solvent Clean
i. Acetone, 5 min ultrasonic
ii. Toluene, 5 min ultrasonic
iii. Acetone, 5 min ultrasonic
iv. Methanol, 5 min ultrasonic
v. DI Rinse
b. Aqua Regia
i. HNO3: HCl (1:3), 15 mins
ii. DI Rinse
c. Piranha
i. H2SO4: H2O2 (1:1), 15 mins
ii. DI Rinse

2. Alignment Marks (see Fig. B.1)
a. Liftoff Lithography Mask #1: Alignment Marks (see. Fig. B.1)
i. Prebake: Oven 120°C, 15 min, cool to room temperature on heat
sink
ii. Apply HMDS 4,000 rpm, 40 sec
iii. Apply AZ1518, 4,000 rpm, 40 sec
iv. Softbake: Oven 90°C, 15 min, cool to room temperature on heat
sink
v. Alignment Mark Mask
Exposure: 240 mJ/cm2
vi. Develop: AZ- Developer (1:1) as needed, 60-120 sec
vii. Rinse in DI
viii. Dry w/ N2
ix. Hardbake: Oven 120°C, 15 min

b. RIE
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i. RIE 5 min, SF6, 20 sccm, 100 W, 250V DC bias

c. Solvent Clean
i. Acetone, 5 min ultrasonic
ii. Toluene, 5 min ultrasonic
iii. Acetone, 5 min ultrasonic
iv. Methanol, 5 min ultrasonic
v. DI Rinse
vi. Dry with N2

3. Source/Drain Implant
a. Sacrificial oxidation
i. Piranha clean
H2SO4: H2O2 (1:1), 15 min
DI Rinse
ii. General purpose oxidation
Ambient: dry O2, 1100°C , 3 hr
b. Source/Drain Implant
i. Liftoff Lithography Mask #1: Source/Drain (see. Fig. B.2)
•

Dry: 120°C oven, 15 min, cool on heatsink

•

Spin HMDS: 4000 rpm, 40 sec

•

Spin AZ1518 photoresist: 4000 rpm, 40 sec

•

Softbake: 90°C oven, 15 min

•

Source/Drain Implant mask
Exposure: 200 mJ/cm2

•

Chlorobenzene Soak: 8 min

•

Dry w/ N2

•

Develop: AZ Developer: DI (1:1) 40-60 sec as needed

•

Rinse w/ DI

•

Dry w/ N2

147
•

De-scum (Branson O2 asher)
Time: 2 min
Atmosphere: 1T Ar/O2
Power: 100 W

c. E-beam evaporation
i. Layer 1: 100Å Ti (1-2 Å/sec)
ii. Layer 2: 5000Å Au (3-4 Å/sec)

d. Metal liftoff
i. Airbrush acetone, 20 psi
ii. Solvent Clean
•

Acetone, 5 min ultrasonic

•

Toluene, 5 min ultrasonic

•

Acetone, 5 min ultrasonic

•

Methanol, 5 min ultrasonic

•

DI Rinse

e. Ion Implantation
i. Species: Nitrogen
ii. Temperature: 650°C
iii. Angle: 0°
iv. Dose, Energy 1: 1.1×1015/cm2 @ 190 keV
v. Dose, Energy 2: 8.0×1015/cm2 @ 120 keV
vi. Dose, Energy 3: 6.5×1014/cm2 @ 70 keV
vii. Dose, Energy 4: 4.0×1014/cm2 @ 30 keV

f. Strip metal
i. Aqua Regia, 15 min (to remove Au)
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ii. HNO3 : HCl (1:3)

g. DI Rinse

h. Ti etch (HF or BHF)

i. Dry w/ N2
j. Strip sacrificial oxide
i. BHF, 1 min
ii. DI Rinse
iii. Dry w/ N2
k. Implant anneal
i. Aqua Regia
•

HNO3 : HCl (1:3), 15 min

•

DI Rinse 15 min

ii. Piranha
•

H2SO4 : H2O2 (1:1) , 10 min

•

DI Rinse, 10 min

iii. Dry w/ N2
l. Graphite cap formation
i. Apply HMDS 1,000 rpm, 40 sec
ii. Apply AZ1518, 1,000 rpm, 40 sec
iii. Softbake: 120°C oven, 40 min
iv. Carbonization Bake
•

Start N2 flow > 2 hr before load

•

Pre-heat tube to 250°C

•

Switch to Ar flow 30 min before load

•

Load samples and soak at 250°C 10 min

•

Ramp to 650°C
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•

Bake @ 650°C 20 min in Ar

•

Cool to < 250°C and unload

m. Anneal: 1,400°C, 20 min in Ar 4 slm 4 mbar

n. Post-implant-anneal clean
i. Aqua Regia
•

HNO3 : HCl (1:3) , 15 min

•

DI Rinse 15 min

ii. Piranha
•

H2SO4 : H2O2 (1:1) , 10 min

•

DI Rinse, 10 min

iii. Dry w/ N2
o. Graphite cap removal
i. Oxidation 900°C, 1 hr dry O2
p. Measure implanted area roughness

4. Gate Oxidation & NO Anneal
a. RCA clean
i. Piranha
•

H2SO4 : H2O2 (1:1), 15 mins

ii. Rinse, BHF, Rinse
iii. DI Rinse
iv. BHF 2 min
v. DI Rinse
vi. SC1 15 min 75°C
•

H202:NH4OH (3:3:10)

vii. Rinse, BHF, Rinse
viii. DI Rinse
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ix. BHF 2 min
x. DI Rinse
xi. SC2 15 min 75°C
•

H2O2:HCl (3:3:10)

xii. Rinse, BHF, Rinse
xiii. DI Rinse
xiv. BHF 2 min
xv. DI Rinse
xvi. SC2 15 min 75°C
•

H202:HCl (3:3:10)

xvii. Rinse, BHF, Rinse
xviii. DI Rinse
xix. BHF 2 min
xx. DI Rinse
xxi. Dry w/ N2
b. Pyrogenic oxidation
i. 1150°C, 150 min, pyrogenic H2 and 02 (Standard 40nm thickness)
ii. 1150°C, 500 min, pyrogenic H2 and 02 (Thick oxide: ~150nm
thickness)
iii. 1100°C, 20 min, pyrogenic H2 and 02 (Thin oxide: ~15nm
thickness)
iv. For oxide deposition in thick/thin oxide experiment, perform thin
oxide oxidation followed by LTO oxide deposition. Details are in
chapter 3.
v. For oxide etch in thick/thin oxide experiment, perform thick oxide
oxidation followed by oxide etch. Details are in chapter 3.
c. Post-oxidation anneal
i. Pre-heat to 850°C
ii. Flow NO @ 0.3 slpm
iii. 1175°C, 2 hrs, NO
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5. Source/Drain Ohmic Contacts
a. Liftoff Lithography Mask #4: Ohmic (see. Fig. B.3)
i. Dry: 120°C oven, 15 min, Cool on heatsink
ii. Spin HMDS: 4000 rpm, 40 sec
iii. Spin AZ1518 photoresist: 4000 rpm, 40 sec
iv. Softbake: 90°C oven, 15 min
v. Exposure: 200 mJ/cm2
vi. Chlorobenzene Soak, 8 min
vii. Dry w/ N2
viii. Develop: AZ Developer: DI (1:1) 40-60 sec as needed
ix. DI Rinse
x. Dry w/ N2
xi. De-scum (Branson O2 asher)
•

Time: 1 min

•

Atmosphere: 1T Ar/O2

•

Power: 100 W

b. Etch gate oxide
i. BHF, 2 min
ii. Assumptions: 100 nm/min etch rate, 100nm oxide, 2X
iii. overetch, max lateral undercut 200 nm = 0.2 um

c. Pre-evaporation RIE
i. Time: 1 min
ii. Atmosphere: SF6, 20 sccm
iii. Power: 100 W
iv. DC Bias: 250 V

d. Pre-evaporation O2 plasma clean (Branson O2 asher)
i. Time: 1 min
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ii. Atmosphere: 1T Ar/O2
iii. Power: 100 W

e. BHF dip, 20 sec

f. E-beam evaporation
i. Base pressure < 5e-7 torr
ii. Layer 1: 100 nm Ni (2.5 Å/sec)

g. Liftoff metal
i. Acetone soak as needed
ii. Methanol, 2 min
iii. DI Rinse
iv. Dry w/ N2
6. Backside Ohmic Contacts
a. Protect Top Surface with Photoresist
i. Dry: 120°C Oven, 15 min, cool on heatsink
ii. Spin HMDS: 4000 rpm, 40 sec
iii. Spin AZ1518 photoresist: 4000 rpm, 40 sec
iv. Hardbake: 120°C Oven, 15 sec
v. Inspect for photoresist on back surface - strip and repeat if
necessary

b. Etch gate oxide (backside)
i. BHF, 20 min
ii. Assumptions: 100 nm/min etch rate, 1000nm oxide (C-face ~10X
oxidation rate), 2X overetch, max lateral undercut 2 um around top
edges
c. Pre-evaporation RIE (backside)
i. Time: 1 min
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ii. Atmosphere: SF6, 20 sccm
iii. Power: 100 W
iv. DC Bias: 250 V

d. Pre-evaporation O2 plasma clean (Branson O2 asher)
i. Time: 1 min
ii. Atmosphere: 1T Ar/O2
iii. Power: 100 W

e. BHF dip, 20 sec (backside)

f. E-beam evaporation (backside)
i. Base pressure < 5e-7 torr
ii. Layer 1: 33 nm Ti
iii. Layer 2: 167 nm Al
iv. Layer 3: 100 nm Ni

g. Solvent clean (NO ULTRASONIC)
i. Acetone, 5 min
ii. Toluene, 5 min
iii. Acetone, 5 min
iv. Methanol, 5 min
v. DI Rinse

7. Contact Anneal
a. SiC Susceptor Clean
i. Aqua Regia
•

HNO3 : HCl (1:3) , 1 hr

•

DI Rinse

ii. HF / Nitric Acid Etch
•

HF:HNO3 (1:1), 1 hr
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•

DI Rinse

iii. Piranha
•

H2SO4 : H2O2 (1:1), 10 min

•

DI Rinse

iv. BHF, 3 min
•

DI Rinse

b. General purpose oxidation
i. Time: 3 hr
ii. Ambient: dry O2
iii. Temperature: 1100°C

c. SiC Susceptor Solvent Clean
i. Immediately before anneal
•

Acetone, 1 hr

•

Methanol, 1 hr

•

Dry w/ N2

d. Anneal using one of these options:
i. Contact Anneal (Kurt-Lesker)
ii. Contact Anneal (Minipulse RTA)
8. Top Contact Metal
a. Liftoff Lithography Mask #4: Ohmic (see. Fig. B.3)
i. Dry: 120°C Oven, 15 min, Cool on heatsink
ii. Spin HMDS: 4000 rpm, 40 sec
iii. Spin AZ1518 photoresist: 4000 rpm, 40 sec
iv. Softbake: 90°C Oven, 15 min
v. Exposure: 200 mJ/cm2
vi. Chlorobenzene Soak: 8 min
vii. Dry w/ N2
viii. Develop: AZ Developer: DI (1:1) 40-60 sec as needed
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ix. DI Rinse
x. Dry w/ N2
xi. De-scum (Branson O2 asher)
•

Time: 1 min

•

Atmosphere: 1T Ar/O2

•

Power: 100 W

b. Pre-evaporation RIE
i. Time: 1 min
ii. Atmosphere: SF6, 20 sccm
iii. Power: 100 W
iv. DC Bias: 250 V

c. Pre-evaporation O2 plasma clean (Branson O2 asher)
i. Time: 1 min
ii. Atmosphere: 1T Ar/O2
iii. Power: 100 W

d. BHF dip, 20 sec

e. E-beam evaporation
i. Use clean system (Kurt Lesker)
ii. E-beam evaporation
iii. Base pressure < 5e-7 torr
iv. Layer 1: 20 nm Ti
v. Layer 2: 500 nm Au

f. Solvent clean (NO ULTRASONIC)
i. Acetone, 5 min
ii. Toluene, 5 min
iii. Acetone, 5 min
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iv. Methanol, 5 min
v. DI Rinse

9. Split wafer into sample and control pieces

10. Gate Metalization (w/ integrated pad metal)
a. Liftoff Lithography Mask #5: Gate Metal (see. Fig. B.4)
i. Dry: 120°C Oven, 15 mins, cool on heatsink
ii. Spin HMDS: 4000 rpm, 40 sec
iii. Spin AZ1518 photoresist: 4000 rpm, 40 sec
iv. Softbake: 90°C Oven, 15 min
v. Exposure: 200 mJ/cm2
vi. Chlorobenzene Soak: 8 min
vii. Dry w/ N2
viii. Develop: AZ Developer: DI (1:1) 40-60 sec as needed
ix. DI Rinse
x. Dry w/ N2
xi. De-scum (Branson O2 asher)
•

Time: 1 min

•

Atmosphere: 1T Ar/O2

•

Power: 100 W

b. Sodium Implant
i. Energy: 5 keV
ii. Dose: 1×1013 cm

c. E-beam evaporation
i. Use clean system (Kurt Lesker)
ii. Base pressure < 5e-7 torr
iii. Layer 1: 20 nm Ti
iv. Layer 2: 500 nm Au
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d. Liftoff metal
i. Acetone soak as needed
ii. Methanol, 2 min
iii. DI Rinse
iv. Dry w/ N2
e. Apply AZ1518 photo resist on the front side
i. E-beam evaporate Aluminum, 4000 Å at rate=3~5A/sec on the
backside
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Fig. B.1: Alignment mark mask for mobility MOSFET process
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Fig. B.2: Source/drain mask for mobility MOSFET process
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Fig. B.3: Ohmic contact mask for mobility MOSFET process
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Fig. B.4: Gate metal mask for mobility MOSFET process
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Fig. B.5: Overall mask for mobility MOSFET process

163

REFERENCES

[1] A. Agarwal, W. Sung, L. Marlino, P. Gradzki, J. Muth, R. Ivester and N. Justice,
"Wide BandGap Semiconductor Technology for Energy Efficiency," Materials
Science Forum, vol. 858, pp. 797-802, 2016.
[2] U.S. Energy Information Administration, "Annual Energy Outlook 2016 with
projections to 2040," 2016.
[3] United Nations, "www.un.org," 24th March 2016. [Online]. Available:
http://www.un.org/sustainabledevelopment/blog/2016/03/renewables-added-moreto-global-energy-generation-capacity-than-all-other-technologies-combined-unbacked-report-finds/. [Accessed 27th August 2016].
[4] Y. Goldberg, M. E. Levinshtein and S. L. Rumyantsev, Properties of Advanced
Semiconductor Materials GaN, AlN, SiC, BN, SiGe, New York: John Wiley &
Sons, Inc., 2001.
[5] J. A. Lely, "Darstellung von Einkristallen von Silicium Carbid und Beherrschung
von Art und Menge der eingebauten Verunreinigungen," Berichte der Deutschen
Keramischen Gesellschaft, vol. 32, pp. 229-236, 1955.
[6] N. Ohtani, T. Fujimoto, T. Aigo, M. Katsuno, H. Tsuge and H. Yashiro, "Large
High-Quality Silicon Carbide Single Crystal Substrates," Nippon Stell Technical
Report, Japan, 2001.
[7] Y. M. Tairov and V. F. Tsvetkov, "Investigation of growth processes of ingots of
silicon carbide single crystals," Journal of crystal growth, vol. 43(2), pp. 209-212,
1978.
[8] J. B. Casady and R. W. Johnson, "Status of Silicon Carbide (SiC) as a Widebandgap Semiconductor for High Temperature Applications: A Review," Solid
State Electronics, vol. 30, no. 10, pp. 1409-1422, 1996.
[9] J. W. Palmour, L. Cheng, V. Pala, E. V. Brunt, D. J. Lichtenwalner, G.-Y. Wang, J.
Richmond, M. O'Loughlin, S. Ryu, S. T. Allen and A. A. Burk, "Silicon Carbide
Power MOSFETs: Breakthrough Performance from 900V up to 15kV," in
Proceedings of the 26th International Symposium on Power Semiconductor Devices
& IC's, Waikoloa, Hawaii, 2014.

164
[10] C.-Y. Lu, J. A. Cooper, T. Tsuji, G. Chung, J. R. Williams, K. McDonald and L. C.
Feldman, "Effect of Process Variations and Ambient Temperature on Electron
Mobility at the SiO2/4H-SiC Interface," IEEE Transactions on Electron Devices,
vol. 50, no. 7, 2003.
[11] S. C. Sun and J. D. Plummer, "Electron Mobility in Inversion and Accumulation
Layers on Thermally Oxidized Silicon Surfaces," IEEE circuits and systems
magazine, vol. 15(4), pp. 562-573, 1980.
[12] R. Schorner, "Significantly improved performance of MOSFETs on silicon carbide
using the 15R-SiC polytype," IEEE Electron Device Letters, vol. 20, no. 5, 1999.
[13] V. V. Afanasev, M. Bassler, G. Pensl and M. Schulz, "Intrinsic SiC/SiO2 Interface
States," Phys. Stat. Sol. (a), vol. 162, no. 321, 1997.
[14] S. C. Vitkavage, E. A. Irene and H. Z. Massoud, "An investigation of Si-SiO2
interface charges in thermally oxidized (100), (110), (111), and (511) silicon,"
Journal of Applied Physics, vol. 68, no. 10, p. 5262, 1990.
[15] J. M. Knaup, P. Deak and T. Frauenheim, "Defects in SiO2 as the possible origin of
near interface traps in the SiC/SiO2 system: A systematic theoretical study,"
Physical Review B, vol. 72, no. 115323, 2005.
[16] A. J. Lelis, D. Habersat, R. Green, A. Ogunniyi, M. Gurfinkel, J. Suehle and N.
Goldsman, "Time Dependence of Bias-Stress-Induced SiC MOSFET ThresholdVoltage Instability Measurements," IEEE Transactions on Electron Devices, vol.
55, no. 8, 2008.
[17] T. L. Biggerstaff, C. L. Reynolds, T. Zheleva, A. Lelis, D. Habersat, S. Haney, S.
H. Ryu, A. Agarwal and G. Duscher, "Relationship between 4H-SiC/SiO2
transition layer thickness and mobility," Applied Physics Letters, vol. 95, no.
032108, 2009.
[18] P. Tanner, H. F. Li, D. Sweatman, K. E. Prince and H. B. Harrison, "SIMS Analysis
of Nitrided Oxides Grown on 4H-SiC," Journal of Electronic Materials, vol. 28,
no. 2, 1999.
[19] G. Y. Chung, C. C. Tin, J. R. Williams, K. McDonald, M. Di Ventra, S. T.
Pantelides, L. C. Feldman and R. A. Weller, "Effect of nitric oxide annealing on the
interface trap densities near band edgesin the 4H polytype of silicon carbide,"
Applied Physics Letters, vol. 76, no. 13, 2000.

165
[20] H. Yoshioka, T. Nakamura and T. Kimoto, "Generation of very fast states by
nitridation of the SiO2/SiC interface," Journal of applied physics, vol. 112, no.
024520, 2012.
[21] N. S. Saks, S. S. Mani and A. K. Agarwal, "Interface trap profile near the band
edges at the 4H-SiC/SiO2 interface," Applied Physics Letters, vol. 76, no. 16, 2000.
[22] D. M. Fleetwood, E. X. Zhang, X. Shen, C. X. Zhang, R. D. Schrimpf and S. T.
Pantelides, "Bias-Temperature Instabilities in Silicon Carbide MOS Devices,"
Springer Science+Business Media New York, 2014, pp. 661-675.
[23] S. R. Hofstein, "Proton and sodium transport in SiO2 films," IEEE Transactions on
Electron Devices, vol. 14, no. 11, 1967.
[24] G. Gudjonsson, H. O. Olafsson, F. Allerstam, P. A. Nilsson, E. O. Sveinbjornsson,
H. Zirath, T. Rodle and R. Jos, "High field-effect mobility in n-channel Si face 4HSiC MOSFETs with gate oxide grown on aluminum ion-implanted material," IEEE
Electron Device Letters, vol. 26, no. 2, 2005.
[25] E. H. Nicollian and A. Goetzberger, "The Si-SiO2 interface- Electrical properties as
determined by the metal-insulator-silicon conductance technique," Bell Syst. Tech.
J., vol. 46, p. 1055, July 1967.
[26] H. Yoshioka, T. Nakamura and T. Kimoto, "Accurate evaluation of interface state
density in SiC metal-oxide-semiconductor structures using surface potential based
on depletion capacitance," Journal of Applied Physics, vol. 111, p. 014502, 2012.
[27] A. Chanthaphan, T. Hosoi, Y. Nakano, T. Nakamura, T. Shimura and H. Watanabe,
"Degradation of SiO2/SiC interface properties due to mobile ions," Materials
Science Forum, Vols. 778-780, pp. 541-544, 2014.
[28] J. R. Williams and J. A. Cooper, "TACOM Quarterly Report," 2007.
[29] E. Opila, "Influence of Alumina Reaction Tube Impurities on the Oxidation of
Chemically Vapor Deposited Silicon Carbide," Journal of the American Ceramic
Society, vol. 78, no. 4, 1995.
[30] Z. Zheng, R. E. Tressler and K. E. Spear, "The effect of Sodium Contamination on
the oxidation of single crystal Silicon Carbide," Corrosion Science, vol. 33, no. 4,
pp. 545-556, 1992.

166
[31] M. K. Das, A. K. Agarwal, J. W. Palmour and D. Grinder, "Methods of fabricating
oxide layers on silicon carbide layers utilizing atomic oxygen". USA Patent US
7572741 B2, 11 August 2009.
[32] J. R. Williams, "unpublished," Auburn University, 2008.
[33] F. Allerstam, H. O. Olafsson, G. Gudjonsson, D. Dochev and E. O. Sveinbjornsson,
"A strong reduction in the density of near-interface traps at the SiO2/4H-SiC,"
Journal of Applied Physics, vol. 101, no. 124502, 2007.
[34] J. R. Williams, "TACOM Final Report," Auburn University, 2009.
[35] C. N. Berglund, "Surface States at Steam-Grown Silicon-Silicon Dioxide
Interfaces," IEEE Transactions on Electron Devices, vol. 13, no. 10, 1966.
[36] M. Das, "Thesis," Purdue University, West Lafayette, 1999.
[37] J. A. Cooper, private communication, West Lafayette, 2009.
[38] C. Stover and E. W. Weisstein, "Wolfram Mathworld," [Online]. Available:
http://mathworld.wolfram.com/PercolationTheory.html. [Accessed 18 August
2016].
[39] D. J. Frank and C. J. Lobb, "Highly efficient algorithm for percolative transport
studies in two dimensions," Physical Review B, vol. 37, no. 302, 1988.
[40] A. G. Sabnis and J. T. Clemens, "Characterization of the electron mobility in the
inverted <100> Si surface," in Electron Device Meeting, International, 1979.
[41] T. Quisse and E. Bano, "Electronic properties of the SiC-SiO2 interface and related
systems," in Laboratoire de Physique des Composants a Semiconducteurs,
Grenoble, France, 1997.
[42] W. Fahrner and A. Goetzberger, "Energy Dependence of Electrical Properties of
Interface States in Si-SiO2 interfaces," Applied Physics Letters , vol. 17, p. 16,
1970.
[43] X. D. Chen, S. Dhar, T. Isaacs-Smith, J. R. Williams, L. C. Feldman and P. M.
Mooney, "Electron capture and emission properties of interface states in thermally
oxidized and NO-annealed SiO2/4H-SiC," Journal of Applied Physics, vol. 103, no.
033701, 2008.

167
[44] J. A. Cooper and R. J. Schwartz, "The effect of an energy-dependent capture cross
section on data interpretation using the MOS conductance technique," Journal of
Applied Physics, vol. 44, no. 12, 1973.
[45] J. Martin, N. Akerman, G. Ulbricht, T. Lohmann, J. H. Smet, K. Von Klitzing and
A. Yacoby, "Observation of electron–hole puddles in," Nature, vol. 4, 2007.
[46] D. K. Schroder, Semiconductor Material and Device Characterization 2nd Ed, John
Wiley and Sons, 1998.
[47] T. Kimoto, unpublished, Kyoto University, 2014.
[48] S. T. Sheppard, J. A. Cooper and M. R. Melloch, "Nonequilibrium characteristics of
the gate-controlled diode in 6H-SiC," Journal of Applied Physics, vol. 75, no. 3205,
1994.
[49] Y. Wang, K. Tang, T. Khan, M. K. Balasubramanian, H. Naik, W. Wang and T. P.
Chow, "The effects of gate oxide processes on the performance of 4H-SiC
MOSFETs and Gate-Controlled Diodes," IEEE transactions on electron devices,
vol. 55, no. 8, 2008.
[50] A. Goetzberger, "Low-Temperature Hysteresis Effects in Metal-Oxide Silicon
Capacitors caused by surface-state Trapping," IEEE Transactions on Electron
Devices, Vols. ED-15, no. 12, 1968.
[51] R. F. Pierret, Semiconductor Device Fundamentals, West Lafayette: AddisonWesley, 1996.
[52] F. P. Heiman and G. Warfield, "The Effects of Oxide Traps on the MOS
Capacitance," IEEE transactions on electron devices, vol. 10, no. 1, 1963.
[53] A. V. Penumatcha, S. Swandono and J. A. Cooper, "Limitations of the High-Low
C-V technique for MOS interfaces with Large Time Constant Dispersion," IEEE
transactions on electron devices, vol. 60, no. 3, 2013.
[54] D. Morisette, private communication, West Lafayette, 2014.
[55] H. Xu, Q. Yang, X. Wang, X. Liu, Y. Zhao, C. Li and H. Watanabe, "Improving
interface quality of 4H-SiC MOS devices with high temperature oxidation process
in mass produce furnace," Materials Science FOrum, Vols. 821-823, pp. 484-487,
2015.

168
[56] T. Quisse, "Electron Transport at the SiC/SiO2 interface," Physica Status Solidi (a),
vol. 162, p. 339, 1997.
[57] J. A. Cooper, "Advances in SiC MOS technology," Physica Status Solidi (a), vol.
162, pp. 305-320, 1997.
[58] J. N. Shenoy, G. L. Chindalore, M. R. Melloch, J. A. Cooper, J. W. Palmour and K.
G. Irvine, "Characterization and optimization of the SiO2/SiC metal–oxide–
semiconductor interface," Journal of Electronic Materials, vol. 24, p. 303, 1995.
[59] H. Dueling , E. Klausmann and A. Goetzberger, "Interface States in Si-SiO2
Interface," Solid-State Electronics, vol. 15, pp. 559-571, 1972.
[60] T. Quisse and E. Bano, "Electronic Properties of the SiC-SiO2 Interface and
Related Systems," Laboratoire de Physique des Composants à Semiconducteurs,
1997.
[61] J. A. Cooper, "A unified treatment of the conductance, capacitance and noise due to
surface states at the SiO2-Si interface," Purdue University, West Lafayette, 1973.
[62] E. Pippel, J. Woltersdort, H. Olafsson and E. Sveinbjornsson, "Interfaces between
4H-SiC and SiO2: Microstructure, nanochemistry, and near-interface traps,"
Journal of Applied Physics , vol. 97, p. 034302, 2005.
[63] L. A. Ragnarsson and P. Lundgren, "Electrical Characterization of Pb Centers in
(100) Si/SiO2 Structures: The Influence of Surface Potential on Passivation During
Post Metallization Anneal," Journal of Applied Physics, vol. 88, no. 2, pp. 938-942,
2000.
[64] P. V. Gray and D. M. Brown, "Density f SiO2-Si Interface States," Appl. Phys Lett.,
vol. 8, pp. 31-33, 1966.
[65] D. M. Fleetwood, "Long-term Annealing Study of Midgap Interface-trap Charge
Neutrality," Appl. Phys. Lett., vol. 60, pp. 2883-2885, 1992.
[66] F. P. Heiman and G. Warfield, "The Effects of Oxide Traps on the MOS
capacitance," IEEE Trans. Electron Devices, Vols. ED-12, p. 167, 1965.
[67] M. Taboga, "Statlect The Digital Textbook," 2010. [Online]. Available:
http://www.statlect.com/fundamentals-of-probability/functions-of-randomvariables-and-their-distribution.

169
[68] E. Bano, T. Ouisse, L. Di Cioccio and S. Karmann, "Surface potential fluctuations
in metal-oxide-semiconductor capacitors fabricated on different silicon carbide
polytypes," Applied Physics Letters, vol. 65, p. 2723, 1994.
[69] M. Noborio, J. Suda and S. Beljakowa, "4H-SiC MISFETs with NitrogenContaining Insulators," Phys.Status Solidi (a), vol. 206, p. 2374, 2009.
[70] R. Williams and M. H. Woods, "Image forces and the behavior of mobile positive
ions in silicon dioxide," Applied Physics Letters, vol. 22, p. 458, 1973.
[71] W. R. Bottoms and D. Guterman, "Electron beam probe studies of semiconductorinsulator interfaces," Journal of Vacuum Science and technology, vol. 11, p. 965,
1974.
[72] S. M. Thomas, M. R. Jennings, Y. K. Sharma, C. A. Fisher and P. A. Mawby,
"Impact of the oxidation temperature on the interface trap density in 4H-SiC MOS
capacitors," Materials Science Forum, Vols. 778-780, pp. 599-602, 2014.
[73] H. Kurimoto, K. Shibata, C. Kimura, H. Aoki and T. Sugino, "Thermal oxidation
temperature dependence of 4H-SiC MOS interface," Applied Surface Science, vol.
253, pp. 2416-2420, 2006.
[74] J. Snel, "THE DOPED Si/Si02 INTERFACE," Solid-State Electronics, vol. 24, pp.
135-139, 1981.
[75] M. Schulz, in Conference on Insulating Films on Semiconductors, Durham UK,
1979.
[76] G. Sixt and A. Goetzberger, "Control of Positive Surface Charge in Si–SiO2
Interfaces by Use of Implanted Cs," Appl. Phys. Letters, vol. 19, p. 478, 1971.
[77] T. Katsube and K. Kakimoto, "Temperature and energy dependences of capture
cross sections at surface states in Si metal-oxide-semiconductor diodes measured by
deep level transient spectroscopy," Journal of Applied Physics, vol. 52, no. 3504,
1981.
[78] R. F. Pierret and D. W. Small, "Effects of Lateral Surface Generation on the MOSC Linear-Sweep and C-t Transient Characteristics," IEEE Transactions on Electron
Devices, vol. 20(4), pp. 457-458, 1973.

170
[79] D. K. Schroder and H. C. Nathanson, "On the seperation of bulk and surface
components of lifetime using the pulsed MOS capacitor," Solid-State Electronics,
vol. 13, pp. 577-582, 1970.
[80] A. Goetzberger, "Behavior of MOS Inversion Layers at Low Temperature," IEEE
Transactions on Electron Devices, Vols. ED-14, no. 11, 1967.
[81] R. E. Avila, J. J. Kopanski and C. D. Fung, "Behavior of inversion layers in 3C
silicon carbide," American Institute of Physics, vol. 49, 1986.
[82] C. Raynaud, "Silica films on silicon carbide: a review of electrical properties and
device applications," Journal of Non-Crystalline Solids, vol. 280, pp. 1-31, 2001.
[83] T. Zheleva, A. Lelis, G. Duscher, F. Liu and I. Levin, "Transition layers at the
SiO2/SiC interface," Applied Physics Letters , vol. 93, p. 022108, 2008.
[84] T. L. Biggerstaff, C. L. Reynolds, T. Zheleva, A. Lelis and D. Habersat,
"Relationship between 4H-SiC/SiO2 transition layer thickness and mobility,"
Applied Physics Letters , vol. 95, p. 032108, 2009.
[85] G. Y. Chung, C. C. Tin, J. R. Williams, K. McDonal, M. Di Ventra, S. T.
Pantelides, L. C. Feldman and R. A. Weller, "Effect of nitric oxide annealing on the
interface trap densities near the band edges in the 4H polytype of silicon carbide,"
Applied Physics Letters, vol. 76, p. 1713, 2000.
[86] R. Castagne and A. Vapaille, "Apparent interface state density introduced by the
spatial fluctuations of surface potential in a MOS structure," Electronic Letters, vol.
6, pp. 691-694, 1970.
[87] J. R. Brews and E. H. Nicollian, "Improved MOS capacitor measurements using the
Q-C method," Solid-State Electronics, vol. 27, pp. 963-975, 1984.
[88] C. N. Berglund, "Surface states at steam-grown silicon-silicon dioxide interface,"
IEEE Trans. Electron Dev., vol. 13, pp. 701-705, 1966.
[89] A. F. Basile, J. Rozen, J. R. Williams, L. C. Feldman and P. M. Mooney,
"Capacitance-voltage and deep-level-transient spectroscopy characterization of
defects near SiO2/SiC interfaces," Journal of Applied Physics, vol. 109, no. 6,
2011.

171
[90] P. M. Mooney, Z. Jiang, A. F. Basile, Y. Zheng and S. Dhar, "Effects of antimony
(Sb) on electron trapping near SiO2/4H-SiC interfaces," Journal of Applied
Physics, vol. 120, no. 3, 2016.

